index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
include
/
asm
/
cmpxchg.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-09-17
arm64: fix unreachable code issue with cmpxchg
Arnd Bergmann
1
-3
/
+3
2019-08-30
arm64: atomics: Undefine internal macros after use
Will Deacon
1
-0
/
+4
2019-08-30
arm64: asm: Kill 'asm/atomic_arch.h'
Will Deacon
1
-1
/
+40
2019-08-29
arm64: atomics: avoid out-of-line ll/sc atomics
Andrew Murray
1
-1
/
+1
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234
Thomas Gleixner
1
-12
/
+1
2019-02-11
Merge branch 'locking/atomics' into locking/core, to pick up WIP commits
Ingo Molnar
1
-30
/
+30
2018-12-07
arm64: Avoid masking "old" for LSE cmpxchg() implementation
Will Deacon
1
-2
/
+2
2018-12-07
arm64: Avoid redundant type conversions in xchg() and cmpxchg()
Will Deacon
1
-58
/
+58
2018-11-01
arm64, locking/atomics: Use instrumented atomics
Mark Rutland
1
-30
/
+30
2018-05-16
arm64: cmpwait: Clear event register before arming exclusive monitor
Will Deacon
1
-1
/
+3
2018-03-27
arm64: cmpxchg: Include linux/compiler.h in asm/cmpxchg.h
Will Deacon
1
-0
/
+1
2018-03-27
arm64: move percpu cmpxchg implementation from cmpxchg.h to percpu.h
Will Deacon
1
-26
/
+0
2018-03-27
arm64: cmpxchg: Include build_bug.h instead of bug.h for BUILD_BUG
Will Deacon
1
-1
/
+1
2017-05-09
arm64: xchg: hazard against entire exchange variable
Mark Rutland
1
-1
/
+1
2016-09-09
arm64: lse: convert lse alternatives NOP padding to use __nops
Will Deacon
1
-3
/
+1
2016-07-07
locking/barriers, arch/arm64: Implement LDXR+WFE based smp_cond_load_acquire()
Will Deacon
1
-0
/
+51
2015-12-10
arm64: cmpxchg: Don't incldue linux/mmdebug.h
Mark Brown
1
-1
/
+0
2015-10-12
arm64: atomics: implement native {relaxed, acquire, release} atomics
Will Deacon
1
-143
/
+136
2015-07-30
arm64: cmpxchg: truncate sub-word signed types before comparison
Will Deacon
1
-4
/
+4
2015-07-27
arm64: atomics: prefetch the destination word for write prior to stxr
Will Deacon
1
-0
/
+8
2015-07-27
arm64: cmpxchg_dbl: patch in lse instructions when supported by the CPU
Will Deacon
1
-51
/
+17
2015-07-27
arm64: cmpxchg: patch in lse instructions when supported by the CPU
Will Deacon
1
-65
/
+19
2015-07-27
arm64: xchg: patch in lse instructions when supported by the CPU
Will Deacon
1
-5
/
+33
2015-03-24
arm64: percpu: Make this_cpu accessors pre-empt safe
Steve Capper
1
-8
/
+24
2014-11-20
arm64: percpu: Implement this_cpu operations
Steve Capper
1
-2
/
+4
2014-11-06
arm64: xchg: Implement cmpxchg_double
Steve Capper
1
-0
/
+71
2014-05-09
arm64: xchg: prevent warning if return value is unused
Will Deacon
1
-1
/
+6
2014-02-07
arm64: asm: remove redundant "cc" clobbers
Will Deacon
1
-4
/
+4
2014-02-07
arm64: atomics: fix use of acquire + release for full barrier semantics
Will Deacon
1
-4
/
+5
2013-12-19
arm64: cmpxchg: update macros to prevent warnings
Mark Hambleton
1
-11
/
+17
2013-10-24
arm64: cmpxchg: implement cmpxchg64_relaxed
Will Deacon
1
-0
/
+2
2013-04-23
arm64: Define cmpxchg64 and cmpxchg64_local for outside use
Chen Gang
1
-0
/
+3
2013-02-11
arm64: atomics: fix grossly inconsistent asm constraints for exclusives
Will Deacon
1
-37
/
+37
2012-09-17
arm64: Miscellaneous header files
Catalin Marinas
1
-0
/
+173