index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
boot
/
dts
/
mediatek
/
mt2712e.dtsi
Age
Commit message (
Expand
)
Author
Files
Lines
2023-01-09
arm64: dts: mediatek: Remove pins-are-numbered property
Bernhard Rosenkränzer
1
-1
/
+0
2022-11-21
arm64: dts: mt2712e: Fix unit address for pinctrl node
AngeloGioacchino Del Regno
1
-1
/
+1
2022-11-21
arm64: dts: mt2712e: Fix unit_address_vs_reg warning for oscillators
AngeloGioacchino Del Regno
1
-10
/
+10
2022-11-08
arm64: dts: mediatek: mt2712e: swap last 2 clocks to match binding
Frank Wunderlich
1
-3
/
+3
2022-09-30
arm64: dts: mediatek: mt2712e: Update the name of property 'clk_csr'
Jianguo Zhang
1
-1
/
+1
2022-06-22
arm64: dts: mediatek: mt2712e: Add mediatek, infracfg phandle for IOMMU
AngeloGioacchino Del Regno
1
-0
/
+2
2022-04-26
arm64: dts: mediatek: align operating-points table name with dtschema
Krzysztof Kozlowski
1
-2
/
+2
2022-04-04
arm64: dts: mediatek: Format mediatek,larbs as an array of phandles
NĂcolas F. R. A. Prado
1
-3
/
+3
2022-03-16
arm64: dts: mt2712: update ethernet device node
Biao Huang
1
-5
/
+9
2021-09-21
arm64: dts: mediatek: Split PCIe node for MT2712 and MT7622
Chuanjia Liu
1
-47
/
+50
2021-03-29
arm64: dts: mediatek: mt2712: harmonize node names
Chunfeng Yun
1
-4
/
+4
2020-05-23
arm: dts: mt2712: add uart APDMA to device tree
Long Cheng
1
-0
/
+51
2020-05-23
arm64: dts: mt2712: add ethernet device node
Biao Huang
1
-0
/
+65
2020-05-16
arm64: dts: mt2712: use non-empty ranges for usb-phy
Chunfeng Yun
1
-20
/
+22
2020-03-15
arm64: dts: add RTC nodes for MT2712
Ran Bi
1
-0
/
+6
2020-02-17
arm64: dts: mediatek: rename scpsys nodes to power-controller
Matthias Brugger
1
-1
/
+1
2019-04-12
arm64: dts: mt2712: Remove un-used property for PCIe
Honghui Zhang
1
-2
/
+0
2019-01-09
arm64: dts: add pcie nodes for MT2712
Honghui Zhang
1
-0
/
+63
2019-01-09
arm64: dts: add nand nodes for MT2712
YT Shen
1
-0
/
+21
2019-01-09
arm64: dts: add mmc nodes for MT2712
YT Shen
1
-0
/
+34
2019-01-09
arm64: dts: add pwm nodes for MT2712
YT Shen
1
-0
/
+28
2019-01-09
arm64: dts: add spi nodes for MT2712
YT Shen
1
-0
/
+65
2019-01-09
arm64: dts: add i2c nodes for MT2712
YT Shen
1
-0
/
+90
2019-01-09
arm64: dts: add iommu/smi nodes for MT2712
YT Shen
1
-0
/
+128
2019-01-09
arm64: dts: Add USB3 related nodes for MT2712
Chunfeng Yun
1
-0
/
+126
2018-09-29
arm64: dts: Add spi slave dts
Leilk Liu
1
-0
/
+11
2018-08-24
arm64: dts: Fix various entry-method properties to reflect documentation
Amit Kucheria
1
-1
/
+1
2018-04-17
arm64: dts: mt2712: add pintcrl device node.
Zhiyong Tao
1
-0
/
+18
2018-04-17
arm64: dts: add clock device nodes of MT2712
weiyi.lu@mediatek.com
1
-0
/
+28
2018-03-19
arm64: dts: mt2712: Add auxadc device node.
Zhiyong Tao
1
-0
/
+9
2017-12-21
arm64: dts: Add power controller device node of MT2712
weiyi.lu@mediatek.com
1
-0
/
+16
2017-12-21
arm64: dts: mediatek: add mt2712 cpufreq related device nodes
Andrew-sh Cheng
1
-0
/
+57
2017-12-21
arm64: dts: mt2712: Add clock controller device nodes
weiyi.lu@mediatek.com
1
-0
/
+115
2017-10-10
arm64: dts: mediatek: Add cpuidle support for MT2712
James Liao
1
-0
/
+25
2017-08-17
arm64: dts: Add Mediatek SoC MT2712 and evaluation board dts and Makefile
yt.shen@mediatek.com
1
-0
/
+171