summaryrefslogtreecommitdiff
path: root/arch/arm/mach-s5pv310/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2011-02-22ARM: EXYNOS4: Add EXYNOS4 CPU initialization supportKukjin Kim1-202/+0
2011-01-15Merge branch 'for-rmk' of git://git.kernel.org/pub/scm/linux/kernel/git/kgene...Russell King1-1/+20
2011-01-03Merge branch 'dev/s5pv310-cpufreq' into next-s5pv310Kukjin Kim1-0/+5
2010-12-31Merge branch 'dev/s5pv310-irq' into next-s5pv310Kukjin Kim1-0/+9
2010-12-30ARM: S5PV310: Add support Power DomainChanghwan Youn1-0/+5
2010-12-30ARM: S5PV310: Set bit 22 in the PL310 (cache controller) AuxCtlr registerChanghwan Youn1-1/+1
2010-12-23ARM: S5PV310: Add DMC registers and map_descSunyoung Kang1-0/+5
2010-12-14ARM: GIC: consolidate gic_cpu_base_addr to common GIC codeRussell King1-3/+0
2010-12-14ARM: GIC: provide a single initialization function for boot CPURussell King1-2/+1
2010-12-08ARM: S5PV310: Limit the irqs which support cascade interruptChanghwan Youn1-0/+9
2010-10-26ARM: S5PV310: Add support SROMCDaein Moon1-0/+5
2010-10-25ARM: S5PV310: Add L2 cache init function in cpu.cKyungmin Park1-0/+23
2010-10-25ARM: S5P: Add initial map for GPIO2 and GPIO3Jongpill Lee1-1/+11
2010-10-25ARM: S5PV310: Add HSMMC platform dataHyuk Lee1-0/+7
2010-10-19ARM: S5PV310: Fix build error on GPIO mapKukjin Kim1-1/+1
2010-10-18ARM: S5P: Moves initial map for merging S5P64X0Kukjin Kim1-8/+18
2010-08-27ARM: S5PV310: Fix on Secondary CPU startupChanghwan Youn1-1/+6
2010-08-27ARM: S5PV310: Add CMU block for S5PV310 ClockKukjin Kim1-1/+6
2010-08-05ARM: S5PV310: Add new CPU initialization supportChanghwan Youn1-0/+122
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-20 20:24:40 +0300