index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mach-at91
/
pm_slowclock.S
Age
Commit message (
Expand
)
Author
Files
Lines
2013-12-02
ARM: at91: move at91_pmc.h to include/linux/clk/at91_pmc.h
Boris BREZILLON
1
-1
/
+1
2012-04-17
ARN: at91: introduce SOC_AT91xxx define to allow to compile SoC core support
Jean-Christophe PLAGNIOL-VILLARD
1
-1
/
+1
2012-02-23
ARM: at91/PMC: make register base soc independent
Jean-Christophe PLAGNIOL-VILLARD
1
-19
/
+19
2012-02-23
ARM: at91/pm_slowclock: add runtime detection of memory contoller
Jean-Christophe PLAGNIOL-VILLARD
1
-15
/
+51
2012-02-23
ARM: at91: make sdram/ddr register base soc independent
Jean-Christophe PLAGNIOL-VILLARD
1
-9
/
+1
2012-02-23
ARM: at91: move at91rm9200 sdramc defines to at91rm9200_sdramc.h
Jean-Christophe PLAGNIOL-VILLARD
1
-1
/
+2
2012-02-23
ARM: at91/pm_slowclock: function slow_clock() accepts parameters
Jean-Christophe PLAGNIOL-VILLARD
1
-32
/
+9
2012-02-23
ARM: at91/pm_slowclock: rename register to named define
Jean-Christophe PLAGNIOL-VILLARD
1
-86
/
+91
2012-02-03
ARM: at91: code removal of CAP9 SoC
Jean-Christophe PLAGNIOL-VILLARD
1
-8
/
+4
2012-01-20
ARM: at91: merge at91cap9_ddrsdr.h in at91sam9_ddrsdr.h
Jean-Christophe PLAGNIOL-VILLARD
1
-3
/
+2
2010-10-26
AT91: pm: make sure that r0 is 0 when dealing with cache operations
Nicolas Ferre
1
-0
/
+1
2010-07-09
ARM: 6185/1: AT91: PM: dual ram controller support
Nicolas Ferre
1
-20
/
+54
2010-04-14
ARM: 5975/1: AT91 slow-clock suspend: don't wait when turning PLLs off
Anders Larsen
1
-4
/
+0
2010-04-09
ARM: 6043/1: AT91 slow-clock resume: Don't wait for a disabled PLL to lock
Anders Larsen
1
-0
/
+12
2008-09-22
[ARM] 5264/2: [AT91] Suspend-to-RAM disables main oscillator
Andrew Victor
1
-0
/
+283