index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
boot
/
dts
/
socfpga_arria5_socdk.dts
Age
Commit message (
Expand
)
Author
Files
Lines
2017-01-05
ARM: dts: socfpga: set desired i2c clock on Cyclone5 and Arria5 devkits
Dinh Nguyen
1
-0
/
+8
2017-01-05
ARM: dts: socfpga: enable GPIO and LEDs for Cyclone5 and Arria5 devkits
Dinh Nguyen
1
-0
/
+35
2016-11-09
ARM: dts: socfpga: Enable QSPI on the Arria5 devkit
Dinh Nguyen
1
-0
/
+33
2015-12-21
ARM: socfpga: dts: Enable MMC support at correct place in the DT
Marek Vasut
1
-0
/
+1
2015-07-20
ARM: dts: socfpga: use stdout-path for chosen node
Dinh Nguyen
1
-1
/
+2
2014-10-23
ARM: dts: socfpga: Add a 3.3V fixed regulator node
Dinh Nguyen
1
-0
/
+12
2014-09-04
ARM: dts: socfpga: remove extra alias in the ArriaV devkit
Dinh Nguyen
1
-7
/
+0
2014-05-06
ARM: socfpga: dts: Add DTS entries for USB
Dinh Nguyen
1
-0
/
+4
2014-05-06
ARM: socfpga: dts: add eeprom and rtc on i2c0
Dinh Nguyen
1
-0
/
+15
2014-05-06
ARM: socfpga: dts: convert to preprocessor includes
Steffen Trumtrar
1
-1
/
+1
2014-03-29
dts: socfpga: Add DTS entry for adding the stmmac glue layer for stmmac.
Dinh Nguyen
1
-0
/
+21
2013-10-10
dts: socfpga: Add support for Altera's SOCFPGA Arria V board
Dinh Nguyen
1
-0
/
+40