index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
boot
/
dts
/
dra7xx-clocks.dtsi
Age
Commit message (
Expand
)
Author
Files
Lines
2017-12-11
ARM: dts: dra7: add clkctrl nodes
Tero Kristo
1
-697
/
+212
2017-09-19
ARM: dts: dra7: Set a default parent to mcasp3_ahclkx_mux
Keerthy
1
-0
/
+2
2017-06-12
ARM: dts: dra7xx-clocks: Use DPLL_GPU for GPU clocks
Subhajit Paul
1
-0
/
+8
2017-06-12
ARM: dts: dra7xx-clocks: Set IVA DPLL and its output clock rates
Suman Anna
1
-0
/
+4
2017-06-12
ARM: dts: dra7xx-clocks: Set DSP DPLL and its output clock rates
Suman Anna
1
-0
/
+6
2017-06-12
ARM: dts: dra7xx-clocks: Source IPU1 functional clock from CORE DPLL
Suman Anna
1
-0
/
+2
2016-08-31
ARM: dts: dra7: cpsw: fix clocks tree
Grygorii Strashko
1
-8
/
+8
2016-08-31
ARM: dts: dra7: Fix clock data for gmac_gmii_ref_clk_div
J.D. Schroeder
1
-4
/
+11
2016-05-18
Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...
Linus Torvalds
1
-188
/
+188
2016-04-11
ARM: dts: dra7xx: Correct mcasp8_ahclkx_mux name
Peter Ujfalusi
1
-1
/
+1
2016-04-11
ARM: dts: dra7: fix clock node definitions to avoid build warnings
Tero Kristo
1
-188
/
+188
2016-04-08
ARM: dts: dra7: Correct clock tree for sys_32k_ck
Keerthy
1
-1
/
+17
2016-03-01
ARM: dts: DRA7: Add TBCLK for PWMSS
Vignesh R
1
-0
/
+24
2015-06-04
arm/dts: dra7xx: add 'ti,set-rate-parent' for dss_dss_clk
Tomi Valkeinen
1
-0
/
+1
2015-06-03
arm: dra7: add DESHDCP clock
Tomi Valkeinen
1
-0
/
+10
2015-04-03
Merge tag 'omap-for-v4.1/wl12xx-dt' of git://git.kernel.org/pub/scm/linux/ker...
Olof Johansson
1
-9
/
+81
2015-03-17
ARM: dts: dra7xx-clocks: Add gate clock for CLKOUT2
Peter Ujfalusi
1
-0
/
+8
2015-03-06
ARM: dts: DRA7x: Fix the bypass clock source for dpll_iva and others
Ravikumar Kattekola
1
-9
/
+81
2014-11-14
ARM: dts: dra7: fix DSS PLL clock mux registers
Tomi Valkeinen
1
-3
/
+3
2014-07-19
Merge tag 'zynq-dt-for-3.17' of git://git.xilinx.com/linux-xlnx into next/dt
Olof Johansson
1
-4
/
+6
2014-07-19
Merge tag 'omap-for-v3.17/dt-part1' of git://git.kernel.org/pub/scm/linux/ker...
Olof Johansson
1
-3
/
+36
2014-07-15
ARM: dts: dra7xx-clocks: Add missing clocks for second PCIe PHY instance
Kishon Vijay Abraham I
1
-0
/
+24
2014-07-15
ARM: dts: dra7xx-clocks: rename pcie clocks to accommodate second PHY instance
Kishon Vijay Abraham I
1
-3
/
+3
2014-07-15
ARM: dts: dra7xx-clocks: Add missing 32KHz clocks used for PHY
Kishon Vijay Abraham I
1
-0
/
+8
2014-07-15
ARM: dts: dra7xx-clocks: Change the parent of apll_pcie_in_clk_mux to dpll_pc...
Keerthy
1
-1
/
+1
2014-07-15
ARM: dts: dra7xx-clocks: Add divider table to optfclk_pciephy_div clock
Keerthy
1
-0
/
+1
2014-07-07
Merge branch 'for-v3.16-rc/clk-dt-fixes' of https://github.com/t-kristo/linux...
Tony Lindgren
1
-4
/
+6
2014-07-03
ARM: dts: dra7xx-clocks: Fix the l3 and l4 clock rates
Rajendra Nayak
1
-4
/
+6
2014-06-16
ARM: DTS: dra7/dra7xx-clocks: ATL related changes
Peter Ujfalusi
1
-8
/
+8
2014-06-11
Merge branch 'for-v3.16/ti-clk-drv' of github.com:t-kristo/linux-pm into clk-...
Mike Turquette
1
-12
/
+12
2014-06-06
ARM: dts: OMAP5/DRA7: use omap5-mpu-dpll-clock capable of dealing with higher...
Nishanth Menon
1
-1
/
+1
2014-05-28
ARM: dts: dra7xx-clocks: Correct name for atl clkin3 clock
Peter Ujfalusi
1
-11
/
+11
2014-05-15
ARM: dts: dra7-clock: Add "l3init_960m_gfclk" clock gate
Roger Quadros
1
-2
/
+10
2014-04-19
ARM: dts: dra7xx-clocks: Correct mcasp2_ahclkx_mux bit-shift
Peter Ujfalusi
1
-1
/
+1
2014-01-18
ARM: dts: DRA7: Add PCIe related clock nodes
J Keerthy
1
-0
/
+25
2014-01-18
ARM: dts: DRA7: Change apll_pcie_m2_ck to fixed factor clock
J Keerthy
1
-6
/
+3
2014-01-18
ARM: dts: clk: Add apll related clocks
J Keerthy
1
-3
/
+11
2014-01-18
ARM: dts: dra7 clock data
Tero Kristo
1
-0
/
+1985