summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/mem-phys-addr.py
diff options
context:
space:
mode:
authorChin-Yen Lee <timlee@realtek.com>2021-01-13 04:43:42 +0300
committerKalle Valo <kvalo@codeaurora.org>2021-01-25 17:41:10 +0300
commit6598f32d9dfe2c5324c9dfd7046929104d390c74 (patch)
treead22e20dde7d48c318b7bf0d9312ba242a0414dd /tools/perf/scripts/python/mem-phys-addr.py
parent9264cabc12040dacc50f517e872d26d6e3a8a531 (diff)
downloadlinux-6598f32d9dfe2c5324c9dfd7046929104d390c74.tar.xz
rtw88: 8723de: adjust the LTR setting
The LTR mechanism enables PCIE Endpoints to report the service latency requirements and CPU will enter appropriate sleep state to save power based on the LTR value. 8723de provides two registers to config the LTR, and the original setting is too short for CPU to ente sleep state. The patch adjust the LTR setting. Signed-off-by: Chin-Yen Lee <timlee@realtek.com> Signed-off-by: Ping-Ke Shih <pkshih@realtek.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org> Link: https://lore.kernel.org/r/20210113014342.3615-1-pkshih@realtek.com
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions