summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/intel-pt-events.py
diff options
context:
space:
mode:
authorLucas De Marchi <lucas.demarchi@intel.com>2021-01-29 21:29:39 +0300
committerJosé Roberto de Souza <jose.souza@intel.com>2021-02-01 16:44:34 +0300
commita7ffb8154d698cdcf5cad3f859f2cd7efb73ae82 (patch)
tree0cf1adfb8d1e206fb2e52b1ed3fd45776ea2ff8e /tools/perf/scripts/python/intel-pt-events.py
parentb4cd8dd367ad1ec0e1aba45a59800361140b458a (diff)
downloadlinux-a7ffb8154d698cdcf5cad3f859f2cd7efb73ae82.tar.xz
drm/i915/adl_s: Add power wells
TGL power wells can be re-used for ADL-S with the exception of the fake power well for TC_COLD, just like DG-1. BSpec: 53597 Bspec: 49231 Cc: Imre Deak <imre.deak@intel.com> Cc: Matt Roper <matthew.d.roper@intel.com> Cc: Aditya Swarup <aditya.swarup@intel.com> Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Aditya Swarup <aditya.swarup@intel.com> Reviewed-by: Matt Roper <matthew.d.roper@intel.com> Signed-off-by: José Roberto de Souza <jose.souza@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20210129182945.217078-3-aditya.swarup@intel.com
Diffstat (limited to 'tools/perf/scripts/python/intel-pt-events.py')
0 files changed, 0 insertions, 0 deletions