diff options
author | Tudor Ambarus <tudor.ambarus@microchip.com> | 2022-11-17 13:52:45 +0300 |
---|---|---|
committer | Mark Brown <broonie@kernel.org> | 2022-11-18 14:57:11 +0300 |
commit | f732646d0ccd22f42ed7de5e59c0abb7a848e034 (patch) | |
tree | ee35f0fa0ad4c5fad6d02fa780f78f1e596b39ec /tools/perf/scripts/python/exported-sql-viewer.py | |
parent | 684a47847ae639689e7b823251975348a8e5434f (diff) | |
download | linux-f732646d0ccd22f42ed7de5e59c0abb7a848e034.tar.xz |
spi: atmel-quadspi: Add support for configuring CS timing
The at91 QSPI IP uses a default value of half of the period of the QSPI
clock period for the cs-setup time, which is not always enough, an example
being the sst26vf064b SPI NOR flash which requires a minimum cs-setup time
of 5 ns. It was observed that none of the at91 SoCs can fulfill the
minimum CS setup time for the aforementioned flash, as they operate at
high frequencies and half a period does not suffice for the required CS
setup time. Add support for configuring the CS timing in the controller.
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
Link: https://lore.kernel.org/r/20221117105249.115649-5-tudor.ambarus@microchip.com
Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/exported-sql-viewer.py')
0 files changed, 0 insertions, 0 deletions