summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorRemi Pommarel <repk@triplefau.lt>2019-01-28 23:07:28 +0300
committerGregory CLEMENT <gregory.clement@bootlin.com>2019-02-08 23:58:58 +0300
commit99ce97875973ab83a4f894a56cf7f59afdc3943f (patch)
treea0c0792cd37d55d3fd95709415ff98223f497b61 /tools/perf/scripts/python/export-to-sqlite.py
parent4f63b1c3d6c4604866d3ffd1184b5a9f0fda61dc (diff)
downloadlinux-99ce97875973ab83a4f894a56cf7f59afdc3943f.tar.xz
arm64: dts: armada-3720-espressobin: Set mv88e6341 cpu port as RGMII-ID
The mv88e6341 ethernet switch needs the cpu port control register to be set with TX and RX internal delay in order to work. This fixes ethernet support on system booted via a bootloader that has not already configured this register (e.g. mainline u-boot, or vendor u-boot compiled without ethernet support). Signed-off-by: Remi Pommarel <repk@triplefau.lt> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions