summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorSiddharth Vadapalli <s-vadapalli@ti.com>2023-03-15 12:24:08 +0300
committerVinod Koul <vkoul@kernel.org>2023-04-12 19:38:00 +0300
commit73b46467cac027fe6cbe6585946726b53b80bfdb (patch)
tree78ee5f825a38134831f6b1fb3a118765059d4441 /tools/perf/scripts/python/export-to-sqlite.py
parent57c0e1362fdd57d0cea7ab1e583b58abf4bd8c2d (diff)
downloadlinux-73b46467cac027fe6cbe6585946726b53b80bfdb.tar.xz
dt-bindings: phy: ti: phy-gmii-sel: Add support for J784S4 CPSW9G
The CPSW9G instance of CPSW Ethernet Switch on TI's J784S4 SoC supports additional PHY modes like QSGMII. Add a compatible for it. Enable the use of "ti,qsgmii-main-ports" property for J784S4 CPSW9G. Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20230315092408.1722114-1-s-vadapalli@ti.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions