summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorEdward Cree <ecree@solarflare.com>2020-07-02 19:29:58 +0300
committerDavid S. Miller <davem@davemloft.net>2020-07-03 00:47:40 +0300
commita81dcd85a7c1bc548ce8fb635623970fdee5887d (patch)
tree832617d7896bd2e5fcd88aa1c740c5367e8dfbee /tools/perf/scripts/python/export-to-postgresql.py
parent69a704962e8cab43bd62301e104c222e7d23e361 (diff)
downloadlinux-a81dcd85a7c1bc548ce8fb635623970fdee5887d.tar.xz
sfc: assign TXQs without gaps
Since we only allocate VIs for the number of TXQs we actually need, we cannot naively use "channel * TXQ_TYPES + txq" for the TXQ number, as this has gaps (when efx->tx_queues_per_channel < EFX_TXQ_TYPES) and thus overruns the driver's VI allocations, causing the firmware to reject the MC_CMD_INIT_TXQ based on INSTANCE. Thus, we distinguish INSTANCE (stored in tx_queue->queue) from LABEL (tx_queue->label); the former is allocated starting from 0 in efx_set_channels(), while the latter is simply the txq type (index in channel->tx_queue array). To simplify things, rather than changing tx_queues_per_channel after setting up TXQs, make Siena always probe its HIGHPRI queues at start of day, rather than deferring it until tc mqprio enables them. Signed-off-by: Edward Cree <ecree@solarflare.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions