diff options
| author | Paweł Jarosz <paweljarosz3691@gmail.com> | 2016-11-04 16:10:56 +0300 |
|---|---|---|
| committer | Heiko Stuebner <heiko@sntech.de> | 2016-11-06 01:11:01 +0300 |
| commit | 82e56393a80b99cf8986616447d71cbcff90e9d1 (patch) | |
| tree | 3ff176f7fa80fb65d008cd8816709b7bedc89368 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | 1dfbec3905548a0cbc820a62e1d8adee1c80bd41 (diff) | |
| download | linux-82e56393a80b99cf8986616447d71cbcff90e9d1.tar.xz | |
clk: rockchip: add 400MHz to rk3066 clock rates table
We need this to init PLL_CPLL to 400MHz at boot.
Signed-off-by: Paweł Jarosz <paweljarosz3691@gmail.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions