summaryrefslogtreecommitdiff
path: root/security/safesetid
diff options
context:
space:
mode:
authorClaudiu Beznea <claudiu.beznea.uj@bp.renesas.com>2023-10-10 16:27:01 +0300
committerGeert Uytterhoeven <geert+renesas@glider.be>2023-10-12 20:58:10 +0300
commit1d071ea156aaa5942564282d69866596b6de95c9 (patch)
tree97cf8ccda21a82c02576d88b6f07d59c9f53d8dc /security/safesetid
parent6a35583085a70bbf37e8f905e098a1dae5711165 (diff)
downloadlinux-1d071ea156aaa5942564282d69866596b6de95c9.tar.xz
arm64: dts: renesas: r9a08g045: Add missing cache-level for L3 cache
Fix the following DTBS check warnings: arch/arm64/boot/dts/renesas/r9a08g045s33-smarc.dtb: cache-controller-0: 'cache-level' is a required property from schema $id: http://devicetree.org/schemas/cache.yaml# arch/arm64/boot/dts/renesas/r9a08g045s33-smarc.dtb: cache-controller-0: 'cache-level' is a required property from schema $id: http://devicetree.org/schemas/cache.yaml# arch/arm64/boot/dts/renesas/r9a08g045s33-smarc.dtb: cache-controller-0: Unevaluated properties are not allowed ('cache-size', 'cache-unified' were unexpected) from schema $id: http://devicetree.org/schemas/cache.yaml# Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20231010132701.1658737-7-claudiu.beznea.uj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'security/safesetid')
0 files changed, 0 insertions, 0 deletions