summaryrefslogtreecommitdiff
path: root/scripts/generate_rust_analyzer.py
diff options
context:
space:
mode:
authorMarc Zyngier <maz@kernel.org>2024-06-14 15:58:58 +0300
committerOliver Upton <oliver.upton@linux.dev>2024-06-14 23:20:05 +0300
commiteb9d53d4a949c6d6d7c9f130e537f6b5687fedf9 (patch)
tree5c4bb82f3b595e919e45ad432a6d77fb6b0999f8 /scripts/generate_rust_analyzer.py
parent0b5afe05377d7993f19292bf49dd13e959000790 (diff)
downloadlinux-eb9d53d4a949c6d6d7c9f130e537f6b5687fedf9.tar.xz
KVM: arm64: nv: Fix RESx behaviour of disabled FGTs with negative polarity
The Fine Grained Trap extension is pretty messy as it doesn't consistently use the same polarity for all trap bits. A bunch of them, added later in the life of the architecture, have a *negative* priority. So if these bits are disabled, they must be RES1 and not RES0. But that's not what the code implements, making the traps for these negative trap bits being always on instead of disabled. Fix the relevant bits, and stick a brown paper bag on my head for the rest of the day... Signed-off-by: Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/20240614125858.78361-1-maz@kernel.org Signed-off-by: Oliver Upton <oliver.upton@linux.dev>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions