diff options
| author | Sean Christopherson <seanjc@google.com> | 2024-04-06 02:56:00 +0300 |
|---|---|---|
| committer | Sean Christopherson <seanjc@google.com> | 2024-06-11 00:29:38 +0300 |
| commit | dc2b8b2b524a46b24cc22f83cd3cb68535cfe367 (patch) | |
| tree | ce8dfc0cf18b18cc190ae2dfefc5a431768bbd38 /scripts/generate_rust_analyzer.py | |
| parent | d99e4cb2ae2e02a632d3587d710eecf5a02c20e7 (diff) | |
| download | linux-dc2b8b2b524a46b24cc22f83cd3cb68535cfe367.tar.xz | |
KVM: SVM: Emulate SYSENTER RIP/RSP behavior for all Intel compat vCPUs
Emulate bits 63:32 of the SYSENTER_R{I,S}P MSRs for all vCPUs that are
compatible with Intel's architecture, not just strictly vCPUs that have
vendor==Intel. The behavior of bits 63:32 is architecturally defined in
the SDM, i.e. not some uarch specific quirk of Intel CPUs.
Link: https://lore.kernel.org/r/20240405235603.1173076-8-seanjc@google.com
Signed-off-by: Sean Christopherson <seanjc@google.com>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions