diff options
| author | André Draszik <andre.draszik@linaro.org> | 2024-06-17 19:44:45 +0300 |
|---|---|---|
| committer | Vinod Koul <vkoul@kernel.org> | 2024-07-02 16:22:05 +0300 |
| commit | 26ba3261215b44d466bd2093daf3796031c09c0a (patch) | |
| tree | 412aef6651a9427777b906f6b80f6ff6e58d62ab /scripts/gdb/linux/tasks.py | |
| parent | 54290bd9811ecdd82c19b96093e2c78325f59574 (diff) | |
| download | linux-26ba3261215b44d466bd2093daf3796031c09c0a.tar.xz | |
phy: exynos5-usbdrd: convert (phy) register access clock to clk_bulk
In preparation for support for additional platforms, convert the phy
register access clock to using the clk_bulk interfaces.
Newer SoCs like Google Tensor gs101 require additional clocks for
access to additional (different) register areas (PHY, PMA, PCS), and
converting to clk_bulk simplifies addition of those extra clocks.
Signed-off-by: André Draszik <andre.draszik@linaro.org>
Reviewed-by: Peter Griffin <peter.griffin@linaro.org>
Tested-by: Peter Griffin <peter.griffin@linaro.org>
Tested-by: Will McVicker <willmcvicker@google.com>
Link: https://lore.kernel.org/r/20240617-usb-phy-gs101-v3-4-b66de9ae7424@linaro.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'scripts/gdb/linux/tasks.py')
0 files changed, 0 insertions, 0 deletions