summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/dcn201
diff options
context:
space:
mode:
authorDillon Varone <Dillon.Varone@amd.com>2022-12-12 21:23:00 +0300
committerAlex Deucher <alexander.deucher@amd.com>2023-01-13 22:57:23 +0300
commit689932a8dd7df9e1361871f01a9e676fe3496322 (patch)
tree9d1d458ba7ceb4949f105442df5fc723c30cdf58 /drivers/gpu/drm/amd/display/dc/dcn201
parent5ca3dc2b9800ddc5f627e1b8fa41c6ff68067a91 (diff)
downloadlinux-689932a8dd7df9e1361871f01a9e676fe3496322.tar.xz
drm/amd/display: Implement FIFO enable sequence on DCN32
[WHY?] FIFO enable sequence is incomplete as it is currently implemented in FW, and requires reset to prevent the FIFO to be enabled in an invalid state. This cannot be done until DIG FE is connected to the BE. [HOW?] Add FIFO enable sequence in driver for dcn32 with reset after DIG FE is connected to BE. Tested-by: Daniel Wheeler <Daniel.Wheeler@amd.com> Reviewed-by: Alvin Lee <Alvin.Lee2@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Dillon Varone <Dillon.Varone@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn201')
0 files changed, 0 insertions, 0 deletions