diff options
| author | Xing Zheng <zhengxing@rock-chips.com> | 2017-01-18 07:20:56 +0300 |
|---|---|---|
| committer | Heiko Stuebner <heiko@sntech.de> | 2017-01-18 13:23:36 +0300 |
| commit | 3e1531dbc333997ae19324993119c42436d3e6b6 (patch) | |
| tree | 31dc140969b600f03204227fa909efb63daadee9 /drivers/clk/rockchip/clk-rk3399.c | |
| parent | 1a0abcd634dc3caf0d15cb8625e3f43d77b37031 (diff) | |
| download | linux-3e1531dbc333997ae19324993119c42436d3e6b6.tar.xz | |
clk: rockchip: fix the incorrect pclk_edp div width for RK3399
The range of the pclk_edp_div_con is [13:8] and 6 bits, not 5.
Reported-by: Lin Huang <hl@rock-chips.com>
Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
Tested-by: Lin Huang <hl@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'drivers/clk/rockchip/clk-rk3399.c')
| -rw-r--r-- | drivers/clk/rockchip/clk-rk3399.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c index 3490887b0579..73121b144634 100644 --- a/drivers/clk/rockchip/clk-rk3399.c +++ b/drivers/clk/rockchip/clk-rk3399.c @@ -1132,7 +1132,7 @@ static struct rockchip_clk_branch rk3399_clk_branches[] __initdata = { RK3399_CLKGATE_CON(11), 8, GFLAGS), COMPOSITE(PCLK_EDP, "pclk_edp", mux_pll_src_cpll_gpll_p, 0, - RK3399_CLKSEL_CON(44), 15, 1, MFLAGS, 8, 5, DFLAGS, + RK3399_CLKSEL_CON(44), 15, 1, MFLAGS, 8, 6, DFLAGS, RK3399_CLKGATE_CON(11), 11, GFLAGS), GATE(PCLK_EDP_NOC, "pclk_edp_noc", "pclk_edp", CLK_IGNORE_UNUSED, RK3399_CLKGATE_CON(32), 12, GFLAGS), |