summaryrefslogtreecommitdiff
path: root/arch/arm64/kernel/entry.S
diff options
context:
space:
mode:
authorSudeep Holla <sudeep.holla@arm.com>2017-01-16 13:40:44 +0300
committerWill Deacon <will.deacon@arm.com>2017-01-17 15:09:54 +0300
commit9a802431c527f0ef860399f066a9793794cac17b (patch)
tree2b4405a08b887b066ec35fe384614f8c44fa396a /arch/arm64/kernel/entry.S
parent5fa23530d4fcc7e84be9a557c58d0e670a15c042 (diff)
downloadlinux-9a802431c527f0ef860399f066a9793794cac17b.tar.xz
arm64: cacheinfo: add support to override cache levels via device tree
The cache hierarchy can be identified through Cache Level ID(CLIDR) architected system register. However in some cases it will provide only the number of cache levels that are integrated into the processor itself. In other words, it can't provide any information about the caches that are external and/or transparent. Some platforms require to export the information about all such external caches to the userspace applications via the sysfs interface. This patch adds support to override the cache levels using device tree to take such external non-architected caches into account. Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Will Deacon <will.deacon@arm.com> Cc: Mark Rutland <mark.rutland@arm.com> Tested-by: Tan Xiaojun <tanxiaojun@huawei.com> Signed-off-by: Sudeep Holla <sudeep.holla@arm.com> Signed-off-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'arch/arm64/kernel/entry.S')
0 files changed, 0 insertions, 0 deletions