diff options
author | Dmitry Baryshkov <dmitry.baryshkov@linaro.org> | 2025-02-21 18:51:59 +0300 |
---|---|---|
committer | Krzysztof Wilczyński <kwilczynski@kernel.org> | 2025-02-24 21:29:18 +0300 |
commit | a22d3039a1d25312ecde0d02bcad4dd235f03e5e (patch) | |
tree | c2d077a5685c73b7bf3857e9f2d9cf78d88a3c33 | |
parent | 9d52691f899b843d1e0afa8fca19496ace76b8c7 (diff) | |
download | linux-a22d3039a1d25312ecde0d02bcad4dd235f03e5e.tar.xz |
dt-bindings: PCI: qcom-ep: Describe optional dma-coherent property
Qualcomm SA8775P supports cache coherency on the PCIe Endpoint
controller.
Thus, allow "dma-coherent" property to be used for this device. This
fixes a part of the following error (the second part is fixed in the
next commit):
pcie-ep@1c10000: Unevaluated properties are not allowed ('dma-coherent', 'iommus' were unexpected)
Fixes: 4b220c6fa9f3 ("arm64: dts: qcom: sa8775p: Mark PCIe EP controller as cache coherent")
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Link: https://lore.kernel.org/r/20250221-sar2130p-pci-v3-1-61a0fdfb75b4@linaro.org
[kwilczynski: commit log]
Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org>
-rw-r--r-- | Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml index 1226ee5d08d1..0c2ca4cfa3b1 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -91,6 +91,8 @@ properties: - const: pcie-mem - const: cpu-pcie + dma-coherent: true + resets: maxItems: 1 |