diff options
| author | Emil Renner Berthing <kernel@esmil.dk> | 2021-11-20 23:33:08 +0300 |
|---|---|---|
| committer | Emil Renner Berthing <emil.renner.berthing@canonical.com> | 2025-07-05 00:03:27 +0300 |
| commit | 733488d3ed87daeb8754af5e52ea25537b0fffa5 (patch) | |
| tree | a3456c8098cb3568efd44dbf6775c6e6daf321ca | |
| parent | cadaa99fb9bc5e4c1a45e05289b4aff806f26c9f (diff) | |
| download | linux-733488d3ed87daeb8754af5e52ea25537b0fffa5.tar.xz | |
riscv: dts: starfive: Add StarFive JH7100 audio reset node
Add device tree node for the audio resets on the StarFive JH7100 RISC-V
SoC.
Signed-off-by: Emil Renner Berthing <kernel@esmil.dk>
| -rw-r--r-- | arch/riscv/boot/dts/starfive/jh7100.dtsi | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/riscv/boot/dts/starfive/jh7100.dtsi b/arch/riscv/boot/dts/starfive/jh7100.dtsi index f260c0005312..be03aceb6aef 100644 --- a/arch/riscv/boot/dts/starfive/jh7100.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7100.dtsi @@ -249,6 +249,12 @@ #clock-cells = <1>; }; + audrst: reset-controller@10490000 { + compatible = "starfive,jh7100-audrst"; + reg = <0x0 0x10490000 0x0 0x10000>; + #reset-cells = <1>; + }; + clkgen: clock-controller@11800000 { compatible = "starfive,jh7100-clkgen"; reg = <0x0 0x11800000 0x0 0x10000>; |