diff options
| author | xingyu.wu <xingyu.wu@starfivetech.com> | 2022-03-07 06:12:19 +0300 |
|---|---|---|
| committer | Som Qin <som.qin@starfivetech.com> | 2022-06-13 10:35:55 +0300 |
| commit | 6d2ff952d11b191d405351ad80c38750700fbb66 (patch) | |
| tree | 06dd8457f7e14d2826f94280ee882c5048f8b4b0 | |
| parent | d6af2b01e90858866f08c42eda29d391e5154a73 (diff) | |
| download | linux-6d2ff952d11b191d405351ad80c38750700fbb66.tar.xz | |
dts/starfive/jh7100.dtsi:Amend JPU module device tree
Add clocks and resets in JPU module device tree.
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
| -rwxr-xr-x | arch/riscv/boot/dts/starfive/jh7100.dtsi | 12 |
1 files changed, 10 insertions, 2 deletions
diff --git a/arch/riscv/boot/dts/starfive/jh7100.dtsi b/arch/riscv/boot/dts/starfive/jh7100.dtsi index ba99e7b5a9ac..1b9e898689d2 100755 --- a/arch/riscv/boot/dts/starfive/jh7100.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7100.dtsi @@ -485,8 +485,16 @@ compatible = "cm,codaj12-jpu-1"; reg = <0x0 0x11900000 0x0 0x300>; reg-names = "control"; - clocks = <&clkgen JH7100_CLK_JPEG_APB>; - clock-names = "jpege"; + clocks = <&clkgen JH7100_CLK_JPEG_AXI>, + <&clkgen JH7100_CLK_JPEG_CCLK>, + <&clkgen JH7100_CLK_JPEG_APB>, + <&clkgen JH7100_CLK_VDECBRG_MAIN>, + <&clkgen JH7100_CLK_JPCGC300_MAIN>; + clock-names = "jpeg_axi", "jpeg_cclk", "jpeg_apb", "vdecbrg_main", "jpcgc300_main"; + resets = <&rstgen JH7100_RSTN_JPEG_AXI>, + <&rstgen JH7100_RSTN_JPEG_CCLK>, + <&rstgen JH7100_RSTN_JPEG_APB>; + reset-names = "jpeg_axi", "jpeg_cclk", "jpeg_apb"; interrupts = <24>; memory-region = <&jpu_reserved>; }; |