1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
/*
* Copyright (c) 2017 Rockchip Electronics Co. Ltd.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __RK618_H__
#define __RK618_H__
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/regmap.h>
#define UPDATE(x, h, l) (((x) << (l)) & GENMASK((h), (l)))
#define HIWORD_UPDATE(v, h, l) (((v) << (l)) | (GENMASK((h), (l)) << 16))
#define RK618_LVDS_CON 0x0084
#define LVDS_CON_START_PHASE(x) HIWORD_UPDATE(x, 14, 14)
#define LVDS_DCLK_INV HIWORD_UPDATE(1, 13, 13)
#define LVDS_CON_CHADS_10PF HIWORD_UPDATE(3, 12, 11)
#define LVDS_CON_CHADS_5PF HIWORD_UPDATE(2, 12, 11)
#define LVDS_CON_CHADS_7PF HIWORD_UPDATE(1, 12, 11)
#define LVDS_CON_CHADS_3PF HIWORD_UPDATE(0, 12, 11)
#define LVDS_CON_CHA1TTL_ENABLE HIWORD_UPDATE(1, 10, 10)
#define LVDS_CON_CHA1TTL_DISABLE HIWORD_UPDATE(0, 10, 10)
#define LVDS_CON_CHA0TTL_ENABLE HIWORD_UPDATE(1, 9, 9)
#define LVDS_CON_CHA0TTL_DISABLE HIWORD_UPDATE(0, 9, 9)
#define LVDS_CON_CHA1_POWER_UP HIWORD_UPDATE(1, 8, 8)
#define LVDS_CON_CHA1_POWER_DOWN HIWORD_UPDATE(0, 8, 8)
#define LVDS_CON_CHA0_POWER_UP HIWORD_UPDATE(1, 7, 7)
#define LVDS_CON_CHA0_POWER_DOWN HIWORD_UPDATE(0, 7, 7)
#define LVDS_CON_CBG_POWER_UP HIWORD_UPDATE(1, 6, 6)
#define LVDS_CON_CBG_POWER_DOWN HIWORD_UPDATE(0, 6, 6)
#define LVDS_CON_PLL_POWER_DOWN HIWORD_UPDATE(1, 5, 5)
#define LVDS_CON_PLL_POWER_UP HIWORD_UPDATE(0, 5, 5)
#define LVDS_CON_START_SEL_EVEN_PIXEL HIWORD_UPDATE(1, 4, 4)
#define LVDS_CON_START_SEL_ODD_PIXEL HIWORD_UPDATE(0, 4, 4)
#define LVDS_CON_CHASEL_DOUBLE_CHANNEL HIWORD_UPDATE(1, 3, 3)
#define LVDS_CON_CHASEL_SINGLE_CHANNEL HIWORD_UPDATE(0, 3, 3)
#define LVDS_CON_MSBSEL_D7 HIWORD_UPDATE(1, 2, 2)
#define LVDS_CON_MSBSEL_D0 HIWORD_UPDATE(0, 2, 2)
#define LVDS_CON_SELECT(x) HIWORD_UPDATE(x, 1, 0)
#define LVDS_CON_SELECT_6BIT_MODE HIWORD_UPDATE(3, 1, 0)
#define LVDS_CON_SELECT_8BIT_MODE_3 HIWORD_UPDATE(2, 1, 0)
#define LVDS_CON_SELECT_8BIT_MODE_2 HIWORD_UPDATE(1, 1, 0)
#define LVDS_CON_SELECT_8BIT_MODE_1 HIWORD_UPDATE(0, 1, 0)
#define RK618_IO_CON0 0x0088
#define VIF1_SYNC_MODE_ENABLE HIWORD_UPDATE(1, 15, 15)
#define VIF1_SYNC_MODE_DISABLE HIWORD_UPDATE(0, 15, 15)
#define VIF0_SYNC_MODE_ENABLE HIWORD_UPDATE(1, 14, 14)
#define VIF0_SYNC_MODE_DISABLE HIWORD_UPDATE(0, 14, 14)
#define PORT2_OUTPUT_LVDS HIWORD_UPDATE(1, 11, 11)
#define PORT2_OUTPUT_TTL HIWORD_UPDATE(0, 11, 11)
#define PORT1_OUTPUT_TTL_DISABLE HIWORD_UPDATE(1, 10, 10)
#define PORT1_OUTPUT_TTL_ENABLE HIWORD_UPDATE(0, 10, 10)
#define PORT2_IO_PULL_DOWN_DISABLE HIWORD_UPDATE(1, 9, 9)
#define PORT2_IO_PULL_DOWN_ENABLE HIWORD_UPDATE(0, 9, 9)
#define PORT1_IO_PULL_DOWN_DISABLE HIWORD_UPDATE(1, 8, 8)
#define PORT1_IO_PULL_DOWN_ENABLE HIWORD_UPDATE(0, 8, 8)
#define PORT0_IO_PULL_DOWN_DISABLE HIWORD_UPDATE(1, 7, 7)
#define PORT0_IO_PULL_DOWN_ENABLE HIWORD_UPDATE(0, 7, 7)
#define HDMI_IO_PULL_UP_DISABLE HIWORD_UPDATE(1, 6, 6)
#define HDMI_IO_PULL_UP_ENABLE HIWORD_UPDATE(0, 6, 6)
#define I2C_IO_PULL_UP_DISABLE HIWORD_UPDATE(1, 2, 2)
#define I2C_IO_PULL_UP_ENABLE HIWORD_UPDATE(0, 2, 2)
#define INT_IO_PULL_UP HIWORD_UPDATE(1, 1, 1)
#define INT_IO_PULL_DOWN HIWORD_UPDATE(0, 1, 1)
#define CLKIN_IO_PULL_UP HIWORD_UPDATE(1, 0, 0)
#define CLKIN_IO_PULL_DOWN HIWORD_UPDATE(0, 0, 0)
#define RK618_IO_CON1 0x008c
#define PORT2_IO_SCHMITT_INPUT_ENABLE HIWORD_UPDATE(1, 9, 9)
#define PORT2_IO_SCHMITT_INPUT_DISABLE HIWORD_UPDATE(0, 9, 9)
#define PORT1_IO_SCHMITT_INPUT_ENABLE HIWORD_UPDATE(1, 8, 8)
#define PORT1_IO_SCHMITT_INPUT_DISABLE HIWORD_UPDATE(0, 8, 8)
#define PORT0_IO_SCHMITT_INPUT_ENABLE HIWORD_UPDATE(1, 7, 7)
#define PORT0_IO_SCHMITT_INPUT_DISABLE HIWORD_UPDATE(0, 7, 7)
#define HDMI_IO_SCHMITT_INPUT_ENABLE HIWORD_UPDATE(1, 6, 6)
#define HDMI_IO_SCHMITT_INPUT_DISABLE HIWORD_UPDATE(0, 6, 6)
#define I2C_IO_SCHMITT_INPUT_ENABLE HIWORD_UPDATE(1, 2, 2)
#define I2C_IO_SCHMITT_INPUT_DISABLE HIWORD_UPDATE(0, 2, 2)
#define INT_IO_SCHMITT_INPUT_ENABLE HIWORD_UPDATE(1, 1, 1)
#define INT_IO_SCHMITT_INPUT_DISABLE HIWORD_UPDATE(0, 1, 1)
#define CLKIN_IO_SCHMITT_INPUT_ENABLE HIWORD_UPDATE(1, 0, 0)
#define CLKIN_IO_SCHMITT_INPUT_DISABLE HIWORD_UPDATE(0, 0, 0)
#define RK618_MISC_CON 0x009c
#define HDMI_INT_STATUS BIT(20)
#define MIPI_INT_STATUS BIT(19)
#define MIPI_EDPI_HALT BIT(16)
#define HDMI_HSYNC_POL_INV BIT(15)
#define HDMI_VSYNC_POL_INV BIT(14)
#define HDMI_CLK_SEL_MASK GENMASK(13, 12)
#define HDMI_CLK_SEL_VIDEO_INF0_CLK UPDATE(2, 13, 12)
#define HDMI_CLK_SEL_SCALER_CLK UPDATE(1, 13, 12)
#define HDMI_CLK_SEL_VIDEO_INF1_CLK 0
#define INT_ACTIVE_LOW BIT(5)
#define INT_ACTIVE_HIGH 0
#define DOUBLE_CH_LVDS_DEN_POLARITY BIT(4)
#define DOUBLE_CH_LVDS_DEN_LOW BIT(4)
#define DOUBLE_CH_LVDS_DEN_HIGH 0
#define DOUBLE_CH_LVDS_HSYNC_POLARITY BIT(3)
#define DOUBLE_CH_LVDS_HSYNC_LOW BIT(3)
#define DOUBLE_CH_LVDS_HSYNC_HIGH 0
#define MIPI_DPICOLOM BIT(2)
#define MIPI_DPISHUTDN BIT(1)
struct rk618 {
struct device *dev;
struct i2c_client *client;
struct clk *clkin;
struct regmap *regmap;
struct regulator *supply;
struct gpio_desc *enable_gpio;
struct gpio_desc *reset_gpio; /* power on reset */
};
#endif
|
