blob: c1007acb19418cca881c34f5060e87e8a81d6854 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
#ifndef _DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_
#define _DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_
/* Reset */
#define TMPV770X_RESET_PIETHER_2P5M 0
#define TMPV770X_RESET_PIETHER_25M 1
#define TMPV770X_RESET_PIETHER_50M 2
#define TMPV770X_RESET_PIETHER_125M 3
#define TMPV770X_RESET_HOX 4
#define TMPV770X_RESET_PCIE_MSTR 5
#define TMPV770X_RESET_PCIE_AUX 6
#define TMPV770X_RESET_PIINTC 7
#define TMPV770X_RESET_PIETHER_BUS 8
#define TMPV770X_RESET_PISPI0 9
#define TMPV770X_RESET_PISPI1 10
#define TMPV770X_RESET_PISPI2 11
#define TMPV770X_RESET_PISPI3 12
#define TMPV770X_RESET_PISPI4 13
#define TMPV770X_RESET_PISPI5 14
#define TMPV770X_RESET_PISPI6 15
#define TMPV770X_RESET_PIUART0 16
#define TMPV770X_RESET_PIUART1 17
#define TMPV770X_RESET_PIUART2 18
#define TMPV770X_RESET_PIUART3 19
#define TMPV770X_RESET_PII2C0 20
#define TMPV770X_RESET_PII2C1 21
#define TMPV770X_RESET_PII2C2 22
#define TMPV770X_RESET_PII2C3 23
#define TMPV770X_RESET_PII2C4 24
#define TMPV770X_RESET_PII2C5 25
#define TMPV770X_RESET_PII2C6 26
#define TMPV770X_RESET_PII2C7 27
#define TMPV770X_RESET_PII2C8 28
#define TMPV770X_RESET_PIPCMIF 29
#define TMPV770X_RESET_PICKMON 30
#define TMPV770X_RESET_SBUSCLK 31
#define TMPV770X_NR_RESET 32
#endif /*_DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_ */
|
