blob: f1a3a797540d7151f7dbcc42f012268866d4cc47 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
*
* Copyright (c) 2019 Amlogic, Inc. All rights reserved.
* Author: Xingyu Chen <xingyu.chen@amlogic.com>
*
*/
#ifndef _DT_BINDINGS_AMLOGIC_MESON_A1_RESET_H
#define _DT_BINDINGS_AMLOGIC_MESON_A1_RESET_H
/* RESET0 */
/* 0 */
#define RESET_AM2AXI_VAD 1
/* 2-3 */
#define RESET_PSRAM 4
#define RESET_PAD_CTRL 5
/* 6 */
#define RESET_TEMP_SENSOR 7
#define RESET_AM2AXI_DEV 8
/* 9 */
#define RESET_SPICC_A 10
#define RESET_MSR_CLK 11
#define RESET_AUDIO 12
#define RESET_ANALOG_CTRL 13
#define RESET_SAR_ADC 14
#define RESET_AUDIO_VAD 15
#define RESET_CEC 16
#define RESET_PWM_EF 17
#define RESET_PWM_CD 18
#define RESET_PWM_AB 19
/* 20 */
#define RESET_IR_CTRL 21
#define RESET_I2C_S_A 22
/* 23 */
#define RESET_I2C_M_D 24
#define RESET_I2C_M_C 25
#define RESET_I2C_M_B 26
#define RESET_I2C_M_A 27
#define RESET_I2C_PROD_AHB 28
#define RESET_I2C_PROD 29
/* 30-31 */
/* RESET1 */
#define RESET_ACODEC 32
#define RESET_DMA 33
#define RESET_SD_EMMC_A 34
/* 35 */
#define RESET_USBCTRL 36
/* 37 */
#define RESET_USBPHY 38
/* 39-41 */
#define RESET_RSA 42
#define RESET_DMC 43
/* 44 */
#define RESET_IRQ_CTRL 45
/* 46 */
#define RESET_NIC_VAD 47
#define RESET_NIC_AXI 48
#define RESET_RAMA 49
#define RESET_RAMB 50
/* 51-52 */
#define RESET_ROM 53
#define RESET_SPIFC 54
#define RESET_GIC 55
#define RESET_UART_C 56
#define RESET_UART_B 57
#define RESET_UART_A 58
#define RESET_OSC_RING 59
/* 60-63 */
/* RESET2 */
/* 64-95 */
#endif
|
