1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
|
#ifndef __iop_sw_cpu_defs_h
#define __iop_sw_cpu_defs_h
/*
* This file is autogenerated from
* file: ../../inst/io_proc/rtl/guinness/iop_sw_cpu.r
* id: <not found>
* last modfied: Mon Apr 11 16:10:19 2005
*
* by /n/asic/design/tools/rdesc/src/rdes2c --outfile iop_sw_cpu_defs.h ../../inst/io_proc/rtl/guinness/iop_sw_cpu.r
* id: $Id: iop_sw_cpu_defs.h,v 1.4 2005/04/24 18:31:05 starvik Exp $
* Any changes here will be lost.
*
* -*- buffer-read-only: t -*-
*/
/* Main access macros */
#ifndef REG_RD
#define REG_RD( scope, inst, reg ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR
#define REG_WR( scope, inst, reg, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_VECT
#define REG_RD_VECT( scope, inst, reg, index ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_VECT
#define REG_WR_VECT( scope, inst, reg, index, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT
#define REG_RD_INT( scope, inst, reg ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR_INT
#define REG_WR_INT( scope, inst, reg, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT_VECT
#define REG_RD_INT_VECT( scope, inst, reg, index ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_INT_VECT
#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_TYPE_CONV
#define REG_TYPE_CONV( type, orgtype, val ) \
( { union { orgtype o; type n; } r; r.o = val; r.n; } )
#endif
#ifndef reg_page_size
#define reg_page_size 8192
#endif
#ifndef REG_ADDR
#define REG_ADDR( scope, inst, reg ) \
( (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_ADDR_VECT
#define REG_ADDR_VECT( scope, inst, reg, index ) \
( (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
/* C-code for register scope iop_sw_cpu */
/* Register rw_mc_ctrl, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int keep_owner : 1;
unsigned int cmd : 2;
unsigned int size : 3;
unsigned int wr_spu0_mem : 1;
unsigned int wr_spu1_mem : 1;
unsigned int dummy1 : 24;
} reg_iop_sw_cpu_rw_mc_ctrl;
#define REG_RD_ADDR_iop_sw_cpu_rw_mc_ctrl 0
#define REG_WR_ADDR_iop_sw_cpu_rw_mc_ctrl 0
/* Register rw_mc_data, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_mc_data;
#define REG_RD_ADDR_iop_sw_cpu_rw_mc_data 4
#define REG_WR_ADDR_iop_sw_cpu_rw_mc_data 4
/* Register rw_mc_addr, scope iop_sw_cpu, type rw */
typedef unsigned int reg_iop_sw_cpu_rw_mc_addr;
#define REG_RD_ADDR_iop_sw_cpu_rw_mc_addr 8
#define REG_WR_ADDR_iop_sw_cpu_rw_mc_addr 8
/* Register rs_mc_data, scope iop_sw_cpu, type rs */
typedef unsigned int reg_iop_sw_cpu_rs_mc_data;
#define REG_RD_ADDR_iop_sw_cpu_rs_mc_data 12
/* Register r_mc_data, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_mc_data;
#define REG_RD_ADDR_iop_sw_cpu_r_mc_data 16
/* Register r_mc_stat, scope iop_sw_cpu, type r */
typedef struct {
unsigned int busy_cpu : 1;
unsigned int busy_mpu : 1;
unsigned int busy_spu0 : 1;
unsigned int busy_spu1 : 1;
unsigned int owned_by_cpu : 1;
unsigned int owned_by_mpu : 1;
unsigned int owned_by_spu0 : 1;
unsigned int owned_by_spu1 : 1;
unsigned int dummy1 : 24;
} reg_iop_sw_cpu_r_mc_stat;
#define REG_RD_ADDR_iop_sw_cpu_r_mc_stat 20
/* Register rw_bus0_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 8;
unsigned int byte1 : 8;
unsigned int byte2 : 8;
unsigned int byte3 : 8;
} reg_iop_sw_cpu_rw_bus0_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus0_clr_mask 24
#define REG_WR_ADDR_iop_sw_cpu_rw_bus0_clr_mask 24
/* Register rw_bus0_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 8;
unsigned int byte1 : 8;
unsigned int byte2 : 8;
unsigned int byte3 : 8;
} reg_iop_sw_cpu_rw_bus0_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus0_set_mask 28
#define REG_WR_ADDR_iop_sw_cpu_rw_bus0_set_mask 28
/* Register rw_bus0_oe_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 1;
unsigned int byte1 : 1;
unsigned int byte2 : 1;
unsigned int byte3 : 1;
unsigned int dummy1 : 28;
} reg_iop_sw_cpu_rw_bus0_oe_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus0_oe_clr_mask 32
#define REG_WR_ADDR_iop_sw_cpu_rw_bus0_oe_clr_mask 32
/* Register rw_bus0_oe_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 1;
unsigned int byte1 : 1;
unsigned int byte2 : 1;
unsigned int byte3 : 1;
unsigned int dummy1 : 28;
} reg_iop_sw_cpu_rw_bus0_oe_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus0_oe_set_mask 36
#define REG_WR_ADDR_iop_sw_cpu_rw_bus0_oe_set_mask 36
/* Register r_bus0_in, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_bus0_in;
#define REG_RD_ADDR_iop_sw_cpu_r_bus0_in 40
/* Register rw_bus1_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 8;
unsigned int byte1 : 8;
unsigned int byte2 : 8;
unsigned int byte3 : 8;
} reg_iop_sw_cpu_rw_bus1_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus1_clr_mask 44
#define REG_WR_ADDR_iop_sw_cpu_rw_bus1_clr_mask 44
/* Register rw_bus1_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 8;
unsigned int byte1 : 8;
unsigned int byte2 : 8;
unsigned int byte3 : 8;
} reg_iop_sw_cpu_rw_bus1_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus1_set_mask 48
#define REG_WR_ADDR_iop_sw_cpu_rw_bus1_set_mask 48
/* Register rw_bus1_oe_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 1;
unsigned int byte1 : 1;
unsigned int byte2 : 1;
unsigned int byte3 : 1;
unsigned int dummy1 : 28;
} reg_iop_sw_cpu_rw_bus1_oe_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus1_oe_clr_mask 52
#define REG_WR_ADDR_iop_sw_cpu_rw_bus1_oe_clr_mask 52
/* Register rw_bus1_oe_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int byte0 : 1;
unsigned int byte1 : 1;
unsigned int byte2 : 1;
unsigned int byte3 : 1;
unsigned int dummy1 : 28;
} reg_iop_sw_cpu_rw_bus1_oe_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_bus1_oe_set_mask 56
#define REG_WR_ADDR_iop_sw_cpu_rw_bus1_oe_set_mask 56
/* Register r_bus1_in, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_bus1_in;
#define REG_RD_ADDR_iop_sw_cpu_r_bus1_in 60
/* Register rw_gio_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_clr_mask 64
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_clr_mask 64
/* Register rw_gio_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_set_mask 68
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_set_mask 68
/* Register rw_gio_oe_clr_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_oe_clr_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_oe_clr_mask 72
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_oe_clr_mask 72
/* Register rw_gio_oe_set_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int val : 32;
} reg_iop_sw_cpu_rw_gio_oe_set_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_gio_oe_set_mask 76
#define REG_WR_ADDR_iop_sw_cpu_rw_gio_oe_set_mask 76
/* Register r_gio_in, scope iop_sw_cpu, type r */
typedef unsigned int reg_iop_sw_cpu_r_gio_in;
#define REG_RD_ADDR_iop_sw_cpu_r_gio_in 80
/* Register rw_intr0_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int spu1_8 : 1;
unsigned int spu1_9 : 1;
unsigned int spu1_10 : 1;
unsigned int spu1_11 : 1;
unsigned int spu1_12 : 1;
unsigned int spu1_13 : 1;
unsigned int spu1_14 : 1;
unsigned int spu1_15 : 1;
} reg_iop_sw_cpu_rw_intr0_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_intr0_mask 84
#define REG_WR_ADDR_iop_sw_cpu_rw_intr0_mask 84
/* Register rw_ack_intr0, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int spu1_8 : 1;
unsigned int spu1_9 : 1;
unsigned int spu1_10 : 1;
unsigned int spu1_11 : 1;
unsigned int spu1_12 : 1;
unsigned int spu1_13 : 1;
unsigned int spu1_14 : 1;
unsigned int spu1_15 : 1;
} reg_iop_sw_cpu_rw_ack_intr0;
#define REG_RD_ADDR_iop_sw_cpu_rw_ack_intr0 88
#define REG_WR_ADDR_iop_sw_cpu_rw_ack_intr0 88
/* Register r_intr0, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int spu1_8 : 1;
unsigned int spu1_9 : 1;
unsigned int spu1_10 : 1;
unsigned int spu1_11 : 1;
unsigned int spu1_12 : 1;
unsigned int spu1_13 : 1;
unsigned int spu1_14 : 1;
unsigned int spu1_15 : 1;
} reg_iop_sw_cpu_r_intr0;
#define REG_RD_ADDR_iop_sw_cpu_r_intr0 92
/* Register r_masked_intr0, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int mpu_8 : 1;
unsigned int mpu_9 : 1;
unsigned int mpu_10 : 1;
unsigned int mpu_11 : 1;
unsigned int mpu_12 : 1;
unsigned int mpu_13 : 1;
unsigned int mpu_14 : 1;
unsigned int mpu_15 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int spu1_8 : 1;
unsigned int spu1_9 : 1;
unsigned int spu1_10 : 1;
unsigned int spu1_11 : 1;
unsigned int spu1_12 : 1;
unsigned int spu1_13 : 1;
unsigned int spu1_14 : 1;
unsigned int spu1_15 : 1;
} reg_iop_sw_cpu_r_masked_intr0;
#define REG_RD_ADDR_iop_sw_cpu_r_masked_intr0 96
/* Register rw_intr1_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int spu0_8 : 1;
unsigned int spu0_9 : 1;
unsigned int spu0_10 : 1;
unsigned int spu0_11 : 1;
unsigned int spu0_12 : 1;
unsigned int spu0_13 : 1;
unsigned int spu0_14 : 1;
unsigned int spu0_15 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
} reg_iop_sw_cpu_rw_intr1_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_intr1_mask 100
#define REG_WR_ADDR_iop_sw_cpu_rw_intr1_mask 100
/* Register rw_ack_intr1, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int spu0_8 : 1;
unsigned int spu0_9 : 1;
unsigned int spu0_10 : 1;
unsigned int spu0_11 : 1;
unsigned int spu0_12 : 1;
unsigned int spu0_13 : 1;
unsigned int spu0_14 : 1;
unsigned int spu0_15 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
} reg_iop_sw_cpu_rw_ack_intr1;
#define REG_RD_ADDR_iop_sw_cpu_rw_ack_intr1 104
#define REG_WR_ADDR_iop_sw_cpu_rw_ack_intr1 104
/* Register r_intr1, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int spu0_8 : 1;
unsigned int spu0_9 : 1;
unsigned int spu0_10 : 1;
unsigned int spu0_11 : 1;
unsigned int spu0_12 : 1;
unsigned int spu0_13 : 1;
unsigned int spu0_14 : 1;
unsigned int spu0_15 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
} reg_iop_sw_cpu_r_intr1;
#define REG_RD_ADDR_iop_sw_cpu_r_intr1 108
/* Register r_masked_intr1, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int mpu_24 : 1;
unsigned int mpu_25 : 1;
unsigned int mpu_26 : 1;
unsigned int mpu_27 : 1;
unsigned int mpu_28 : 1;
unsigned int mpu_29 : 1;
unsigned int mpu_30 : 1;
unsigned int mpu_31 : 1;
unsigned int spu0_8 : 1;
unsigned int spu0_9 : 1;
unsigned int spu0_10 : 1;
unsigned int spu0_11 : 1;
unsigned int spu0_12 : 1;
unsigned int spu0_13 : 1;
unsigned int spu0_14 : 1;
unsigned int spu0_15 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
} reg_iop_sw_cpu_r_masked_intr1;
#define REG_RD_ADDR_iop_sw_cpu_r_masked_intr1 112
/* Register rw_intr2_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int dmc_in0 : 1;
unsigned int dmc_out0 : 1;
unsigned int fifo_in0 : 1;
unsigned int fifo_out0 : 1;
unsigned int fifo_in0_extra : 1;
unsigned int fifo_out0_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp0 : 1;
unsigned int timer_grp1 : 1;
} reg_iop_sw_cpu_rw_intr2_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_intr2_mask 116
#define REG_WR_ADDR_iop_sw_cpu_rw_intr2_mask 116
/* Register rw_ack_intr2, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int dummy1 : 16;
} reg_iop_sw_cpu_rw_ack_intr2;
#define REG_RD_ADDR_iop_sw_cpu_rw_ack_intr2 120
#define REG_WR_ADDR_iop_sw_cpu_rw_ack_intr2 120
/* Register r_intr2, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int dmc_in0 : 1;
unsigned int dmc_out0 : 1;
unsigned int fifo_in0 : 1;
unsigned int fifo_out0 : 1;
unsigned int fifo_in0_extra : 1;
unsigned int fifo_out0_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp0 : 1;
unsigned int timer_grp1 : 1;
} reg_iop_sw_cpu_r_intr2;
#define REG_RD_ADDR_iop_sw_cpu_r_intr2 124
/* Register r_masked_intr2, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_0 : 1;
unsigned int mpu_1 : 1;
unsigned int mpu_2 : 1;
unsigned int mpu_3 : 1;
unsigned int mpu_4 : 1;
unsigned int mpu_5 : 1;
unsigned int mpu_6 : 1;
unsigned int mpu_7 : 1;
unsigned int spu0_0 : 1;
unsigned int spu0_1 : 1;
unsigned int spu0_2 : 1;
unsigned int spu0_3 : 1;
unsigned int spu0_4 : 1;
unsigned int spu0_5 : 1;
unsigned int spu0_6 : 1;
unsigned int spu0_7 : 1;
unsigned int dmc_in0 : 1;
unsigned int dmc_out0 : 1;
unsigned int fifo_in0 : 1;
unsigned int fifo_out0 : 1;
unsigned int fifo_in0_extra : 1;
unsigned int fifo_out0_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp0 : 1;
unsigned int timer_grp1 : 1;
} reg_iop_sw_cpu_r_masked_intr2;
#define REG_RD_ADDR_iop_sw_cpu_r_masked_intr2 128
/* Register rw_intr3_mask, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
unsigned int dmc_in1 : 1;
unsigned int dmc_out1 : 1;
unsigned int fifo_in1 : 1;
unsigned int fifo_out1 : 1;
unsigned int fifo_in1_extra : 1;
unsigned int fifo_out1_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp2 : 1;
unsigned int timer_grp3 : 1;
} reg_iop_sw_cpu_rw_intr3_mask;
#define REG_RD_ADDR_iop_sw_cpu_rw_intr3_mask 132
#define REG_WR_ADDR_iop_sw_cpu_rw_intr3_mask 132
/* Register rw_ack_intr3, scope iop_sw_cpu, type rw */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
unsigned int dummy1 : 16;
} reg_iop_sw_cpu_rw_ack_intr3;
#define REG_RD_ADDR_iop_sw_cpu_rw_ack_intr3 136
#define REG_WR_ADDR_iop_sw_cpu_rw_ack_intr3 136
/* Register r_intr3, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
unsigned int dmc_in1 : 1;
unsigned int dmc_out1 : 1;
unsigned int fifo_in1 : 1;
unsigned int fifo_out1 : 1;
unsigned int fifo_in1_extra : 1;
unsigned int fifo_out1_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp2 : 1;
unsigned int timer_grp3 : 1;
} reg_iop_sw_cpu_r_intr3;
#define REG_RD_ADDR_iop_sw_cpu_r_intr3 140
/* Register r_masked_intr3, scope iop_sw_cpu, type r */
typedef struct {
unsigned int mpu_16 : 1;
unsigned int mpu_17 : 1;
unsigned int mpu_18 : 1;
unsigned int mpu_19 : 1;
unsigned int mpu_20 : 1;
unsigned int mpu_21 : 1;
unsigned int mpu_22 : 1;
unsigned int mpu_23 : 1;
unsigned int spu1_0 : 1;
unsigned int spu1_1 : 1;
unsigned int spu1_2 : 1;
unsigned int spu1_3 : 1;
unsigned int spu1_4 : 1;
unsigned int spu1_5 : 1;
unsigned int spu1_6 : 1;
unsigned int spu1_7 : 1;
unsigned int dmc_in1 : 1;
unsigned int dmc_out1 : 1;
unsigned int fifo_in1 : 1;
unsigned int fifo_out1 : 1;
unsigned int fifo_in1_extra : 1;
unsigned int fifo_out1_extra : 1;
unsigned int trigger_grp0 : 1;
unsigned int trigger_grp1 : 1;
unsigned int trigger_grp2 : 1;
unsigned int trigger_grp3 : 1;
unsigned int trigger_grp4 : 1;
unsigned int trigger_grp5 : 1;
unsigned int trigger_grp6 : 1;
unsigned int trigger_grp7 : 1;
unsigned int timer_grp2 : 1;
unsigned int timer_grp3 : 1;
} reg_iop_sw_cpu_r_masked_intr3;
#define REG_RD_ADDR_iop_sw_cpu_r_masked_intr3 144
/* Constants */
enum {
regk_iop_sw_cpu_copy = 0x00000000,
regk_iop_sw_cpu_no = 0x00000000,
regk_iop_sw_cpu_rd = 0x00000002,
regk_iop_sw_cpu_reg_copy = 0x00000001,
regk_iop_sw_cpu_rw_bus0_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus0_oe_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus0_oe_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus0_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus1_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus1_oe_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus1_oe_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_bus1_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_oe_clr_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_oe_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_gio_set_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_intr0_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_intr1_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_intr2_mask_default = 0x00000000,
regk_iop_sw_cpu_rw_intr3_mask_default = 0x00000000,
regk_iop_sw_cpu_wr = 0x00000003,
regk_iop_sw_cpu_yes = 0x00000001
};
#endif /* __iop_sw_cpu_defs_h */
|
