blob: 46a6325641b70a8a90dc56b71cb4158340f019d2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/* SPDX-License-Identifier: MIT
*
* Copyright (c) 2025, NVIDIA CORPORATION. All rights reserved.
*/
#ifndef __NVKM_RM_GPU_H__
#define __NVKM_RM_GPU_H__
#include "rm.h"
struct nvkm_rm_gpu {
struct {
struct {
u32 root;
u32 caps;
u32 core;
u32 wndw;
u32 wimm;
u32 curs;
} class;
} disp;
struct {
u32 class;
} usermode;
struct {
struct {
u32 class;
u32 (*doorbell_handle)(struct nvkm_chan *);
} chan;
} fifo;
struct {
u32 class;
u32 (*grce_mask)(struct nvkm_device *);
} ce;
struct {
struct {
u32 i2m;
u32 twod;
u32 threed;
u32 compute;
} class;
} gr;
struct {
u32 class;
} nvdec;
struct {
u32 class;
} nvenc;
struct {
u32 class;
} nvjpg;
struct {
u32 class;
} ofa;
};
extern const struct nvkm_rm_gpu tu1xx_gpu;
extern const struct nvkm_rm_gpu ga100_gpu;
extern const struct nvkm_rm_gpu ga1xx_gpu;
extern const struct nvkm_rm_gpu ad10x_gpu;
extern const struct nvkm_rm_gpu gh100_gpu;
extern const struct nvkm_rm_gpu gb10x_gpu;
extern const struct nvkm_rm_gpu gb20x_gpu;
#endif
|
