1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
|
/*
* Copyright 2022 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
*/
#ifndef _mmhub_1_8_0_OFFSET_HEADER
#define _mmhub_1_8_0_OFFSET_HEADER
// addressBlock: aid_mmhub_dagb_dagbdec0
// base address: 0x60000
#define regDAGB0_RDCLI0 0x0000
#define regDAGB0_RDCLI0_BASE_IDX 0
#define regDAGB0_RDCLI1 0x0001
#define regDAGB0_RDCLI1_BASE_IDX 0
#define regDAGB0_RDCLI2 0x0002
#define regDAGB0_RDCLI2_BASE_IDX 0
#define regDAGB0_RDCLI3 0x0003
#define regDAGB0_RDCLI3_BASE_IDX 0
#define regDAGB0_RDCLI4 0x0004
#define regDAGB0_RDCLI4_BASE_IDX 0
#define regDAGB0_RDCLI5 0x0005
#define regDAGB0_RDCLI5_BASE_IDX 0
#define regDAGB0_RDCLI6 0x0006
#define regDAGB0_RDCLI6_BASE_IDX 0
#define regDAGB0_RDCLI7 0x0007
#define regDAGB0_RDCLI7_BASE_IDX 0
#define regDAGB0_RDCLI8 0x0008
#define regDAGB0_RDCLI8_BASE_IDX 0
#define regDAGB0_RDCLI9 0x0009
#define regDAGB0_RDCLI9_BASE_IDX 0
#define regDAGB0_RDCLI10 0x000a
#define regDAGB0_RDCLI10_BASE_IDX 0
#define regDAGB0_RDCLI11 0x000b
#define regDAGB0_RDCLI11_BASE_IDX 0
#define regDAGB0_RDCLI12 0x000c
#define regDAGB0_RDCLI12_BASE_IDX 0
#define regDAGB0_RDCLI13 0x000d
#define regDAGB0_RDCLI13_BASE_IDX 0
#define regDAGB0_RDCLI14 0x000e
#define regDAGB0_RDCLI14_BASE_IDX 0
#define regDAGB0_RDCLI15 0x000f
#define regDAGB0_RDCLI15_BASE_IDX 0
#define regDAGB0_RD_CNTL 0x0010
#define regDAGB0_RD_CNTL_BASE_IDX 0
#define regDAGB0_RD_GMI_CNTL 0x0011
#define regDAGB0_RD_GMI_CNTL_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB 0x0012
#define regDAGB0_RD_ADDR_DAGB_BASE_IDX 0
#define regDAGB0_RD_OUTPUT_DAGB_MAX_BURST 0x0013
#define regDAGB0_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER 0x0014
#define regDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB0_RD_CGTT_CLK_CTRL 0x0015
#define regDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_L1TLB_RD_CGTT_CLK_CTRL 0x0016
#define regDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_ATCVM_RD_CGTT_CLK_CTRL 0x0017
#define regDAGB0_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST0 0x0018
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER0 0x0019
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST1 0x001a
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER1 0x001b
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB0_RD_VC0_CNTL 0x001c
#define regDAGB0_RD_VC0_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC1_CNTL 0x001d
#define regDAGB0_RD_VC1_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC2_CNTL 0x001e
#define regDAGB0_RD_VC2_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC3_CNTL 0x001f
#define regDAGB0_RD_VC3_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC4_CNTL 0x0020
#define regDAGB0_RD_VC4_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC5_CNTL 0x0021
#define regDAGB0_RD_VC5_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC6_CNTL 0x0022
#define regDAGB0_RD_VC6_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC7_CNTL 0x0023
#define regDAGB0_RD_VC7_CNTL_BASE_IDX 0
#define regDAGB0_RD_CNTL_MISC 0x0024
#define regDAGB0_RD_CNTL_MISC_BASE_IDX 0
#define regDAGB0_RD_TLB_CREDIT 0x0025
#define regDAGB0_RD_TLB_CREDIT_BASE_IDX 0
#define regDAGB0_RD_RDRET_CREDIT_CNTL 0x0026
#define regDAGB0_RD_RDRET_CREDIT_CNTL_BASE_IDX 0
#define regDAGB0_RD_RDRET_CREDIT_CNTL2 0x0027
#define regDAGB0_RD_RDRET_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB0_RDCLI_ASK_PENDING 0x0028
#define regDAGB0_RDCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_GO_PENDING 0x0029
#define regDAGB0_RDCLI_GO_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_GBLSEND_PENDING 0x002a
#define regDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_TLB_PENDING 0x002b
#define regDAGB0_RDCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_OARB_PENDING 0x002c
#define regDAGB0_RDCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_OSD_PENDING 0x002d
#define regDAGB0_RDCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE 0x002e
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE_BASE_IDX 0
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE_VALUE 0x002f
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB0_WRCLI0 0x0030
#define regDAGB0_WRCLI0_BASE_IDX 0
#define regDAGB0_WRCLI1 0x0031
#define regDAGB0_WRCLI1_BASE_IDX 0
#define regDAGB0_WRCLI2 0x0032
#define regDAGB0_WRCLI2_BASE_IDX 0
#define regDAGB0_WRCLI3 0x0033
#define regDAGB0_WRCLI3_BASE_IDX 0
#define regDAGB0_WRCLI4 0x0034
#define regDAGB0_WRCLI4_BASE_IDX 0
#define regDAGB0_WRCLI5 0x0035
#define regDAGB0_WRCLI5_BASE_IDX 0
#define regDAGB0_WRCLI6 0x0036
#define regDAGB0_WRCLI6_BASE_IDX 0
#define regDAGB0_WRCLI7 0x0037
#define regDAGB0_WRCLI7_BASE_IDX 0
#define regDAGB0_WRCLI8 0x0038
#define regDAGB0_WRCLI8_BASE_IDX 0
#define regDAGB0_WRCLI9 0x0039
#define regDAGB0_WRCLI9_BASE_IDX 0
#define regDAGB0_WRCLI10 0x003a
#define regDAGB0_WRCLI10_BASE_IDX 0
#define regDAGB0_WRCLI11 0x003b
#define regDAGB0_WRCLI11_BASE_IDX 0
#define regDAGB0_WRCLI12 0x003c
#define regDAGB0_WRCLI12_BASE_IDX 0
#define regDAGB0_WRCLI13 0x003d
#define regDAGB0_WRCLI13_BASE_IDX 0
#define regDAGB0_WRCLI14 0x003e
#define regDAGB0_WRCLI14_BASE_IDX 0
#define regDAGB0_WRCLI15 0x003f
#define regDAGB0_WRCLI15_BASE_IDX 0
#define regDAGB0_WR_CNTL 0x0040
#define regDAGB0_WR_CNTL_BASE_IDX 0
#define regDAGB0_WR_GMI_CNTL 0x0041
#define regDAGB0_WR_GMI_CNTL_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB 0x0042
#define regDAGB0_WR_ADDR_DAGB_BASE_IDX 0
#define regDAGB0_WR_OUTPUT_DAGB_MAX_BURST 0x0043
#define regDAGB0_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER 0x0044
#define regDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB0_WR_CGTT_CLK_CTRL 0x0045
#define regDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_L1TLB_WR_CGTT_CLK_CTRL 0x0046
#define regDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_ATCVM_WR_CGTT_CLK_CTRL 0x0047
#define regDAGB0_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST0 0x0048
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER0 0x0049
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST1 0x004a
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER1 0x004b
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB 0x004c
#define regDAGB0_WR_DATA_DAGB_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_MAX_BURST0 0x004d
#define regDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER0 0x004e
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_MAX_BURST1 0x004f
#define regDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER1 0x0050
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB0_WR_VC0_CNTL 0x0051
#define regDAGB0_WR_VC0_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC1_CNTL 0x0052
#define regDAGB0_WR_VC1_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC2_CNTL 0x0053
#define regDAGB0_WR_VC2_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC3_CNTL 0x0054
#define regDAGB0_WR_VC3_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC4_CNTL 0x0055
#define regDAGB0_WR_VC4_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC5_CNTL 0x0056
#define regDAGB0_WR_VC5_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC6_CNTL 0x0057
#define regDAGB0_WR_VC6_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC7_CNTL 0x0058
#define regDAGB0_WR_VC7_CNTL_BASE_IDX 0
#define regDAGB0_WR_CNTL_MISC 0x0059
#define regDAGB0_WR_CNTL_MISC_BASE_IDX 0
#define regDAGB0_WR_TLB_CREDIT 0x005a
#define regDAGB0_WR_TLB_CREDIT_BASE_IDX 0
#define regDAGB0_WR_DATA_CREDIT 0x005b
#define regDAGB0_WR_DATA_CREDIT_BASE_IDX 0
#define regDAGB0_WR_MISC_CREDIT 0x005c
#define regDAGB0_WR_MISC_CREDIT_BASE_IDX 0
#define regDAGB0_WR_OSD_CREDIT_CNTL1 0x005d
#define regDAGB0_WR_OSD_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB0_WR_OSD_CREDIT_CNTL2 0x005e
#define regDAGB0_WR_OSD_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1 0x005f
#define regDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE 0x0060
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX 0
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE 0x0061
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB0_WRCLI_ASK_PENDING 0x0062
#define regDAGB0_WRCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_GO_PENDING 0x0063
#define regDAGB0_WRCLI_GO_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_GBLSEND_PENDING 0x0064
#define regDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_TLB_PENDING 0x0065
#define regDAGB0_WRCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_OARB_PENDING 0x0066
#define regDAGB0_WRCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_OSD_PENDING 0x0067
#define regDAGB0_WRCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_DBUS_ASK_PENDING 0x0068
#define regDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_DBUS_GO_PENDING 0x0069
#define regDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE 0x006a
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE_BASE_IDX 0
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE_VALUE 0x006b
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB0_DAGB_DLY 0x006c
#define regDAGB0_DAGB_DLY_BASE_IDX 0
#define regDAGB0_CNTL_MISC 0x006d
#define regDAGB0_CNTL_MISC_BASE_IDX 0
#define regDAGB0_CNTL_MISC2 0x006e
#define regDAGB0_CNTL_MISC2_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_CNTL 0x006f
#define regDAGB0_FATAL_ERROR_CNTL_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_CLEAR 0x0070
#define regDAGB0_FATAL_ERROR_CLEAR_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS0 0x0071
#define regDAGB0_FATAL_ERROR_STATUS0_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS1 0x0072
#define regDAGB0_FATAL_ERROR_STATUS1_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS2 0x0073
#define regDAGB0_FATAL_ERROR_STATUS2_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS3 0x0074
#define regDAGB0_FATAL_ERROR_STATUS3_BASE_IDX 0
#define regDAGB0_FIFO_EMPTY 0x0075
#define regDAGB0_FIFO_EMPTY_BASE_IDX 0
#define regDAGB0_FIFO_FULL 0x0076
#define regDAGB0_FIFO_FULL_BASE_IDX 0
#define regDAGB0_WR_CREDITS_FULL 0x0077
#define regDAGB0_WR_CREDITS_FULL_BASE_IDX 0
#define regDAGB0_RD_CREDITS_FULL 0x0078
#define regDAGB0_RD_CREDITS_FULL_BASE_IDX 0
#define regDAGB0_PERFCOUNTER_LO 0x0079
#define regDAGB0_PERFCOUNTER_LO_BASE_IDX 0
#define regDAGB0_PERFCOUNTER_HI 0x007a
#define regDAGB0_PERFCOUNTER_HI_BASE_IDX 0
#define regDAGB0_PERFCOUNTER0_CFG 0x007b
#define regDAGB0_PERFCOUNTER0_CFG_BASE_IDX 0
#define regDAGB0_PERFCOUNTER1_CFG 0x007c
#define regDAGB0_PERFCOUNTER1_CFG_BASE_IDX 0
#define regDAGB0_PERFCOUNTER2_CFG 0x007d
#define regDAGB0_PERFCOUNTER2_CFG_BASE_IDX 0
#define regDAGB0_PERFCOUNTER_RSLT_CNTL 0x007e
#define regDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regDAGB0_L1TLB_REG_RW 0x007f
#define regDAGB0_L1TLB_REG_RW_BASE_IDX 0
// addressBlock: aid_mmhub_dagb_dagbdec1
// base address: 0x60200
#define regDAGB1_RDCLI0 0x0080
#define regDAGB1_RDCLI0_BASE_IDX 0
#define regDAGB1_RDCLI1 0x0081
#define regDAGB1_RDCLI1_BASE_IDX 0
#define regDAGB1_RDCLI2 0x0082
#define regDAGB1_RDCLI2_BASE_IDX 0
#define regDAGB1_RDCLI3 0x0083
#define regDAGB1_RDCLI3_BASE_IDX 0
#define regDAGB1_RDCLI4 0x0084
#define regDAGB1_RDCLI4_BASE_IDX 0
#define regDAGB1_RDCLI5 0x0085
#define regDAGB1_RDCLI5_BASE_IDX 0
#define regDAGB1_RDCLI6 0x0086
#define regDAGB1_RDCLI6_BASE_IDX 0
#define regDAGB1_RDCLI7 0x0087
#define regDAGB1_RDCLI7_BASE_IDX 0
#define regDAGB1_RDCLI8 0x0088
#define regDAGB1_RDCLI8_BASE_IDX 0
#define regDAGB1_RDCLI9 0x0089
#define regDAGB1_RDCLI9_BASE_IDX 0
#define regDAGB1_RDCLI10 0x008a
#define regDAGB1_RDCLI10_BASE_IDX 0
#define regDAGB1_RDCLI11 0x008b
#define regDAGB1_RDCLI11_BASE_IDX 0
#define regDAGB1_RDCLI12 0x008c
#define regDAGB1_RDCLI12_BASE_IDX 0
#define regDAGB1_RDCLI13 0x008d
#define regDAGB1_RDCLI13_BASE_IDX 0
#define regDAGB1_RDCLI14 0x008e
#define regDAGB1_RDCLI14_BASE_IDX 0
#define regDAGB1_RDCLI15 0x008f
#define regDAGB1_RDCLI15_BASE_IDX 0
#define regDAGB1_RD_CNTL 0x0090
#define regDAGB1_RD_CNTL_BASE_IDX 0
#define regDAGB1_RD_GMI_CNTL 0x0091
#define regDAGB1_RD_GMI_CNTL_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB 0x0092
#define regDAGB1_RD_ADDR_DAGB_BASE_IDX 0
#define regDAGB1_RD_OUTPUT_DAGB_MAX_BURST 0x0093
#define regDAGB1_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER 0x0094
#define regDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB1_RD_CGTT_CLK_CTRL 0x0095
#define regDAGB1_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_L1TLB_RD_CGTT_CLK_CTRL 0x0096
#define regDAGB1_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_ATCVM_RD_CGTT_CLK_CTRL 0x0097
#define regDAGB1_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST0 0x0098
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER0 0x0099
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST1 0x009a
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER1 0x009b
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB1_RD_VC0_CNTL 0x009c
#define regDAGB1_RD_VC0_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC1_CNTL 0x009d
#define regDAGB1_RD_VC1_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC2_CNTL 0x009e
#define regDAGB1_RD_VC2_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC3_CNTL 0x009f
#define regDAGB1_RD_VC3_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC4_CNTL 0x00a0
#define regDAGB1_RD_VC4_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC5_CNTL 0x00a1
#define regDAGB1_RD_VC5_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC6_CNTL 0x00a2
#define regDAGB1_RD_VC6_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC7_CNTL 0x00a3
#define regDAGB1_RD_VC7_CNTL_BASE_IDX 0
#define regDAGB1_RD_CNTL_MISC 0x00a4
#define regDAGB1_RD_CNTL_MISC_BASE_IDX 0
#define regDAGB1_RD_TLB_CREDIT 0x00a5
#define regDAGB1_RD_TLB_CREDIT_BASE_IDX 0
#define regDAGB1_RD_RDRET_CREDIT_CNTL 0x00a6
#define regDAGB1_RD_RDRET_CREDIT_CNTL_BASE_IDX 0
#define regDAGB1_RD_RDRET_CREDIT_CNTL2 0x00a7
#define regDAGB1_RD_RDRET_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB1_RDCLI_ASK_PENDING 0x00a8
#define regDAGB1_RDCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_GO_PENDING 0x00a9
#define regDAGB1_RDCLI_GO_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_GBLSEND_PENDING 0x00aa
#define regDAGB1_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_TLB_PENDING 0x00ab
#define regDAGB1_RDCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_OARB_PENDING 0x00ac
#define regDAGB1_RDCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_OSD_PENDING 0x00ad
#define regDAGB1_RDCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE 0x00ae
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE_BASE_IDX 0
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE_VALUE 0x00af
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB1_WRCLI0 0x00b0
#define regDAGB1_WRCLI0_BASE_IDX 0
#define regDAGB1_WRCLI1 0x00b1
#define regDAGB1_WRCLI1_BASE_IDX 0
#define regDAGB1_WRCLI2 0x00b2
#define regDAGB1_WRCLI2_BASE_IDX 0
#define regDAGB1_WRCLI3 0x00b3
#define regDAGB1_WRCLI3_BASE_IDX 0
#define regDAGB1_WRCLI4 0x00b4
#define regDAGB1_WRCLI4_BASE_IDX 0
#define regDAGB1_WRCLI5 0x00b5
#define regDAGB1_WRCLI5_BASE_IDX 0
#define regDAGB1_WRCLI6 0x00b6
#define regDAGB1_WRCLI6_BASE_IDX 0
#define regDAGB1_WRCLI7 0x00b7
#define regDAGB1_WRCLI7_BASE_IDX 0
#define regDAGB1_WRCLI8 0x00b8
#define regDAGB1_WRCLI8_BASE_IDX 0
#define regDAGB1_WRCLI9 0x00b9
#define regDAGB1_WRCLI9_BASE_IDX 0
#define regDAGB1_WRCLI10 0x00ba
#define regDAGB1_WRCLI10_BASE_IDX 0
#define regDAGB1_WRCLI11 0x00bb
#define regDAGB1_WRCLI11_BASE_IDX 0
#define regDAGB1_WRCLI12 0x00bc
#define regDAGB1_WRCLI12_BASE_IDX 0
#define regDAGB1_WRCLI13 0x00bd
#define regDAGB1_WRCLI13_BASE_IDX 0
#define regDAGB1_WRCLI14 0x00be
#define regDAGB1_WRCLI14_BASE_IDX 0
#define regDAGB1_WRCLI15 0x00bf
#define regDAGB1_WRCLI15_BASE_IDX 0
#define regDAGB1_WR_CNTL 0x00c0
#define regDAGB1_WR_CNTL_BASE_IDX 0
#define regDAGB1_WR_GMI_CNTL 0x00c1
#define regDAGB1_WR_GMI_CNTL_BASE_IDX 0
#define regDAGB1_WR_ADDR_DAGB 0x00c2
#define regDAGB1_WR_ADDR_DAGB_BASE_IDX 0
#define regDAGB1_WR_OUTPUT_DAGB_MAX_BURST 0x00c3
#define regDAGB1_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER 0x00c4
#define regDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB1_WR_CGTT_CLK_CTRL 0x00c5
#define regDAGB1_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_L1TLB_WR_CGTT_CLK_CTRL 0x00c6
#define regDAGB1_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_ATCVM_WR_CGTT_CLK_CTRL 0x00c7
#define regDAGB1_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_WR_ADDR_DAGB_MAX_BURST0 0x00c8
#define regDAGB1_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER0 0x00c9
#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB1_WR_ADDR_DAGB_MAX_BURST1 0x00ca
#define regDAGB1_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER1 0x00cb
#define regDAGB1_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB1_WR_DATA_DAGB 0x00cc
#define regDAGB1_WR_DATA_DAGB_BASE_IDX 0
#define regDAGB1_WR_DATA_DAGB_MAX_BURST0 0x00cd
#define regDAGB1_WR_DATA_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER0 0x00ce
#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB1_WR_DATA_DAGB_MAX_BURST1 0x00cf
#define regDAGB1_WR_DATA_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER1 0x00d0
#define regDAGB1_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB1_WR_VC0_CNTL 0x00d1
#define regDAGB1_WR_VC0_CNTL_BASE_IDX 0
#define regDAGB1_WR_VC1_CNTL 0x00d2
#define regDAGB1_WR_VC1_CNTL_BASE_IDX 0
#define regDAGB1_WR_VC2_CNTL 0x00d3
#define regDAGB1_WR_VC2_CNTL_BASE_IDX 0
#define regDAGB1_WR_VC3_CNTL 0x00d4
#define regDAGB1_WR_VC3_CNTL_BASE_IDX 0
#define regDAGB1_WR_VC4_CNTL 0x00d5
#define regDAGB1_WR_VC4_CNTL_BASE_IDX 0
#define regDAGB1_WR_VC5_CNTL 0x00d6
#define regDAGB1_WR_VC5_CNTL_BASE_IDX 0
#define regDAGB1_WR_VC6_CNTL 0x00d7
#define regDAGB1_WR_VC6_CNTL_BASE_IDX 0
#define regDAGB1_WR_VC7_CNTL 0x00d8
#define regDAGB1_WR_VC7_CNTL_BASE_IDX 0
#define regDAGB1_WR_CNTL_MISC 0x00d9
#define regDAGB1_WR_CNTL_MISC_BASE_IDX 0
#define regDAGB1_WR_TLB_CREDIT 0x00da
#define regDAGB1_WR_TLB_CREDIT_BASE_IDX 0
#define regDAGB1_WR_DATA_CREDIT 0x00db
#define regDAGB1_WR_DATA_CREDIT_BASE_IDX 0
#define regDAGB1_WR_MISC_CREDIT 0x00dc
#define regDAGB1_WR_MISC_CREDIT_BASE_IDX 0
#define regDAGB1_WR_OSD_CREDIT_CNTL1 0x00dd
#define regDAGB1_WR_OSD_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB1_WR_OSD_CREDIT_CNTL2 0x00de
#define regDAGB1_WR_OSD_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB1_WR_ATOMIC_FIFO_CREDIT_CNTL1 0x00df
#define regDAGB1_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE 0x00e0
#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX 0
#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_VALUE 0x00e1
#define regDAGB1_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB1_WRCLI_ASK_PENDING 0x00e2
#define regDAGB1_WRCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB1_WRCLI_GO_PENDING 0x00e3
#define regDAGB1_WRCLI_GO_PENDING_BASE_IDX 0
#define regDAGB1_WRCLI_GBLSEND_PENDING 0x00e4
#define regDAGB1_WRCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB1_WRCLI_TLB_PENDING 0x00e5
#define regDAGB1_WRCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB1_WRCLI_OARB_PENDING 0x00e6
#define regDAGB1_WRCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB1_WRCLI_OSD_PENDING 0x00e7
#define regDAGB1_WRCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB1_WRCLI_DBUS_ASK_PENDING 0x00e8
#define regDAGB1_WRCLI_DBUS_ASK_PENDING_BASE_IDX 0
#define regDAGB1_WRCLI_DBUS_GO_PENDING 0x00e9
#define regDAGB1_WRCLI_DBUS_GO_PENDING_BASE_IDX 0
#define regDAGB1_DAGB_DLY 0x00ec
#define regDAGB1_DAGB_DLY_BASE_IDX 0
#define regDAGB1_CNTL_MISC 0x00ed
#define regDAGB1_CNTL_MISC_BASE_IDX 0
#define regDAGB1_CNTL_MISC2 0x00ee
#define regDAGB1_CNTL_MISC2_BASE_IDX 0
#define regDAGB1_FATAL_ERROR_CNTL 0x00ef
#define regDAGB1_FATAL_ERROR_CNTL_BASE_IDX 0
#define regDAGB1_FATAL_ERROR_CLEAR 0x00f0
#define regDAGB1_FATAL_ERROR_CLEAR_BASE_IDX 0
#define regDAGB1_FATAL_ERROR_STATUS0 0x00f1
#define regDAGB1_FATAL_ERROR_STATUS0_BASE_IDX 0
#define regDAGB1_FATAL_ERROR_STATUS1 0x00f2
#define regDAGB1_FATAL_ERROR_STATUS1_BASE_IDX 0
#define regDAGB1_FATAL_ERROR_STATUS2 0x00f3
#define regDAGB1_FATAL_ERROR_STATUS2_BASE_IDX 0
#define regDAGB1_FATAL_ERROR_STATUS3 0x00f4
#define regDAGB1_FATAL_ERROR_STATUS3_BASE_IDX 0
#define regDAGB1_FIFO_EMPTY 0x00f5
#define regDAGB1_FIFO_EMPTY_BASE_IDX 0
#define regDAGB1_FIFO_FULL 0x00f6
#define regDAGB1_FIFO_FULL_BASE_IDX 0
#define regDAGB1_WR_CREDITS_FULL 0x00f7
#define regDAGB1_WR_CREDITS_FULL_BASE_IDX 0
#define regDAGB1_RD_CREDITS_FULL 0x00f8
#define regDAGB1_RD_CREDITS_FULL_BASE_IDX 0
#define regDAGB1_PERFCOUNTER_LO 0x00f9
#define regDAGB1_PERFCOUNTER_LO_BASE_IDX 0
#define regDAGB1_PERFCOUNTER_HI 0x00fa
#define regDAGB1_PERFCOUNTER_HI_BASE_IDX 0
#define regDAGB1_PERFCOUNTER0_CFG 0x00fb
#define regDAGB1_PERFCOUNTER0_CFG_BASE_IDX 0
#define regDAGB1_PERFCOUNTER1_CFG 0x00fc
#define regDAGB1_PERFCOUNTER1_CFG_BASE_IDX 0
#define regDAGB1_PERFCOUNTER2_CFG 0x00fd
#define regDAGB1_PERFCOUNTER2_CFG_BASE_IDX 0
#define regDAGB1_PERFCOUNTER_RSLT_CNTL 0x00fe
#define regDAGB1_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regDAGB1_L1TLB_REG_RW 0x00ff
#define regDAGB1_L1TLB_REG_RW_BASE_IDX 0
// addressBlock: aid_mmhub_dagb_dagbdec2
// base address: 0x60400
#define regDAGB2_RDCLI0 0x0100
#define regDAGB2_RDCLI0_BASE_IDX 0
#define regDAGB2_RDCLI1 0x0101
#define regDAGB2_RDCLI1_BASE_IDX 0
#define regDAGB2_RDCLI2 0x0102
#define regDAGB2_RDCLI2_BASE_IDX 0
#define regDAGB2_RDCLI3 0x0103
#define regDAGB2_RDCLI3_BASE_IDX 0
#define regDAGB2_RDCLI4 0x0104
#define regDAGB2_RDCLI4_BASE_IDX 0
#define regDAGB2_RDCLI5 0x0105
#define regDAGB2_RDCLI5_BASE_IDX 0
#define regDAGB2_RDCLI6 0x0106
#define regDAGB2_RDCLI6_BASE_IDX 0
#define regDAGB2_RDCLI7 0x0107
#define regDAGB2_RDCLI7_BASE_IDX 0
#define regDAGB2_RDCLI8 0x0108
#define regDAGB2_RDCLI8_BASE_IDX 0
#define regDAGB2_RDCLI9 0x0109
#define regDAGB2_RDCLI9_BASE_IDX 0
#define regDAGB2_RDCLI10 0x010a
#define regDAGB2_RDCLI10_BASE_IDX 0
#define regDAGB2_RDCLI11 0x010b
#define regDAGB2_RDCLI11_BASE_IDX 0
#define regDAGB2_RDCLI12 0x010c
#define regDAGB2_RDCLI12_BASE_IDX 0
#define regDAGB2_RDCLI13 0x010d
#define regDAGB2_RDCLI13_BASE_IDX 0
#define regDAGB2_RDCLI14 0x010e
#define regDAGB2_RDCLI14_BASE_IDX 0
#define regDAGB2_RDCLI15 0x010f
#define regDAGB2_RDCLI15_BASE_IDX 0
#define regDAGB2_RD_CNTL 0x0110
#define regDAGB2_RD_CNTL_BASE_IDX 0
#define regDAGB2_RD_GMI_CNTL 0x0111
#define regDAGB2_RD_GMI_CNTL_BASE_IDX 0
#define regDAGB2_RD_ADDR_DAGB 0x0112
#define regDAGB2_RD_ADDR_DAGB_BASE_IDX 0
#define regDAGB2_RD_OUTPUT_DAGB_MAX_BURST 0x0113
#define regDAGB2_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB2_RD_OUTPUT_DAGB_LAZY_TIMER 0x0114
#define regDAGB2_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB2_RD_CGTT_CLK_CTRL 0x0115
#define regDAGB2_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB2_L1TLB_RD_CGTT_CLK_CTRL 0x0116
#define regDAGB2_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB2_ATCVM_RD_CGTT_CLK_CTRL 0x0117
#define regDAGB2_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB2_RD_ADDR_DAGB_MAX_BURST0 0x0118
#define regDAGB2_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER0 0x0119
#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB2_RD_ADDR_DAGB_MAX_BURST1 0x011a
#define regDAGB2_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER1 0x011b
#define regDAGB2_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB2_RD_VC0_CNTL 0x011c
#define regDAGB2_RD_VC0_CNTL_BASE_IDX 0
#define regDAGB2_RD_VC1_CNTL 0x011d
#define regDAGB2_RD_VC1_CNTL_BASE_IDX 0
#define regDAGB2_RD_VC2_CNTL 0x011e
#define regDAGB2_RD_VC2_CNTL_BASE_IDX 0
#define regDAGB2_RD_VC3_CNTL 0x011f
#define regDAGB2_RD_VC3_CNTL_BASE_IDX 0
#define regDAGB2_RD_VC4_CNTL 0x0120
#define regDAGB2_RD_VC4_CNTL_BASE_IDX 0
#define regDAGB2_RD_VC5_CNTL 0x0121
#define regDAGB2_RD_VC5_CNTL_BASE_IDX 0
#define regDAGB2_RD_VC6_CNTL 0x0122
#define regDAGB2_RD_VC6_CNTL_BASE_IDX 0
#define regDAGB2_RD_VC7_CNTL 0x0123
#define regDAGB2_RD_VC7_CNTL_BASE_IDX 0
#define regDAGB2_RD_CNTL_MISC 0x0124
#define regDAGB2_RD_CNTL_MISC_BASE_IDX 0
#define regDAGB2_RD_TLB_CREDIT 0x0125
#define regDAGB2_RD_TLB_CREDIT_BASE_IDX 0
#define regDAGB2_RD_RDRET_CREDIT_CNTL 0x0126
#define regDAGB2_RD_RDRET_CREDIT_CNTL_BASE_IDX 0
#define regDAGB2_RD_RDRET_CREDIT_CNTL2 0x0127
#define regDAGB2_RD_RDRET_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB2_RDCLI_ASK_PENDING 0x0128
#define regDAGB2_RDCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB2_RDCLI_GO_PENDING 0x0129
#define regDAGB2_RDCLI_GO_PENDING_BASE_IDX 0
#define regDAGB2_RDCLI_GBLSEND_PENDING 0x012a
#define regDAGB2_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB2_RDCLI_TLB_PENDING 0x012b
#define regDAGB2_RDCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB2_RDCLI_OARB_PENDING 0x012c
#define regDAGB2_RDCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB2_RDCLI_OSD_PENDING 0x012d
#define regDAGB2_RDCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI0 0x0130
#define regDAGB2_WRCLI0_BASE_IDX 0
#define regDAGB2_WRCLI1 0x0131
#define regDAGB2_WRCLI1_BASE_IDX 0
#define regDAGB2_WRCLI2 0x0132
#define regDAGB2_WRCLI2_BASE_IDX 0
#define regDAGB2_WRCLI3 0x0133
#define regDAGB2_WRCLI3_BASE_IDX 0
#define regDAGB2_WRCLI4 0x0134
#define regDAGB2_WRCLI4_BASE_IDX 0
#define regDAGB2_WRCLI5 0x0135
#define regDAGB2_WRCLI5_BASE_IDX 0
#define regDAGB2_WRCLI6 0x0136
#define regDAGB2_WRCLI6_BASE_IDX 0
#define regDAGB2_WRCLI7 0x0137
#define regDAGB2_WRCLI7_BASE_IDX 0
#define regDAGB2_WRCLI8 0x0138
#define regDAGB2_WRCLI8_BASE_IDX 0
#define regDAGB2_WRCLI9 0x0139
#define regDAGB2_WRCLI9_BASE_IDX 0
#define regDAGB2_WRCLI10 0x013a
#define regDAGB2_WRCLI10_BASE_IDX 0
#define regDAGB2_WRCLI11 0x013b
#define regDAGB2_WRCLI11_BASE_IDX 0
#define regDAGB2_WRCLI12 0x013c
#define regDAGB2_WRCLI12_BASE_IDX 0
#define regDAGB2_WRCLI13 0x013d
#define regDAGB2_WRCLI13_BASE_IDX 0
#define regDAGB2_WRCLI14 0x013e
#define regDAGB2_WRCLI14_BASE_IDX 0
#define regDAGB2_WRCLI15 0x013f
#define regDAGB2_WRCLI15_BASE_IDX 0
#define regDAGB2_WR_CNTL 0x0140
#define regDAGB2_WR_CNTL_BASE_IDX 0
#define regDAGB2_WR_GMI_CNTL 0x0141
#define regDAGB2_WR_GMI_CNTL_BASE_IDX 0
#define regDAGB2_WR_ADDR_DAGB 0x0142
#define regDAGB2_WR_ADDR_DAGB_BASE_IDX 0
#define regDAGB2_WR_OUTPUT_DAGB_MAX_BURST 0x0143
#define regDAGB2_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB2_WR_OUTPUT_DAGB_LAZY_TIMER 0x0144
#define regDAGB2_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB2_WR_CGTT_CLK_CTRL 0x0145
#define regDAGB2_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB2_L1TLB_WR_CGTT_CLK_CTRL 0x0146
#define regDAGB2_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB2_ATCVM_WR_CGTT_CLK_CTRL 0x0147
#define regDAGB2_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB2_WR_ADDR_DAGB_MAX_BURST0 0x0148
#define regDAGB2_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER0 0x0149
#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB2_WR_ADDR_DAGB_MAX_BURST1 0x014a
#define regDAGB2_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER1 0x014b
#define regDAGB2_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB2_WR_DATA_DAGB 0x014c
#define regDAGB2_WR_DATA_DAGB_BASE_IDX 0
#define regDAGB2_WR_DATA_DAGB_MAX_BURST0 0x014d
#define regDAGB2_WR_DATA_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER0 0x014e
#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB2_WR_DATA_DAGB_MAX_BURST1 0x014f
#define regDAGB2_WR_DATA_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER1 0x0150
#define regDAGB2_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB2_WR_VC0_CNTL 0x0151
#define regDAGB2_WR_VC0_CNTL_BASE_IDX 0
#define regDAGB2_WR_VC1_CNTL 0x0152
#define regDAGB2_WR_VC1_CNTL_BASE_IDX 0
#define regDAGB2_WR_VC2_CNTL 0x0153
#define regDAGB2_WR_VC2_CNTL_BASE_IDX 0
#define regDAGB2_WR_VC3_CNTL 0x0154
#define regDAGB2_WR_VC3_CNTL_BASE_IDX 0
#define regDAGB2_WR_VC4_CNTL 0x0155
#define regDAGB2_WR_VC4_CNTL_BASE_IDX 0
#define regDAGB2_WR_VC5_CNTL 0x0156
#define regDAGB2_WR_VC5_CNTL_BASE_IDX 0
#define regDAGB2_WR_VC6_CNTL 0x0157
#define regDAGB2_WR_VC6_CNTL_BASE_IDX 0
#define regDAGB2_WR_VC7_CNTL 0x0158
#define regDAGB2_WR_VC7_CNTL_BASE_IDX 0
#define regDAGB2_WR_CNTL_MISC 0x0159
#define regDAGB2_WR_CNTL_MISC_BASE_IDX 0
#define regDAGB2_WR_TLB_CREDIT 0x015a
#define regDAGB2_WR_TLB_CREDIT_BASE_IDX 0
#define regDAGB2_WR_DATA_CREDIT 0x015b
#define regDAGB2_WR_DATA_CREDIT_BASE_IDX 0
#define regDAGB2_WR_MISC_CREDIT 0x015c
#define regDAGB2_WR_MISC_CREDIT_BASE_IDX 0
#define regDAGB2_WR_OSD_CREDIT_CNTL1 0x015d
#define regDAGB2_WR_OSD_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB2_WR_OSD_CREDIT_CNTL2 0x015e
#define regDAGB2_WR_OSD_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB2_WR_ATOMIC_FIFO_CREDIT_CNTL1 0x015f
#define regDAGB2_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE 0x0160
#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX 0
#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE_VALUE 0x0161
#define regDAGB2_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB2_WRCLI_ASK_PENDING 0x0162
#define regDAGB2_WRCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI_GO_PENDING 0x0163
#define regDAGB2_WRCLI_GO_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI_GBLSEND_PENDING 0x0164
#define regDAGB2_WRCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI_TLB_PENDING 0x0165
#define regDAGB2_WRCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI_OARB_PENDING 0x0166
#define regDAGB2_WRCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI_OSD_PENDING 0x0167
#define regDAGB2_WRCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI_DBUS_ASK_PENDING 0x0168
#define regDAGB2_WRCLI_DBUS_ASK_PENDING_BASE_IDX 0
#define regDAGB2_WRCLI_DBUS_GO_PENDING 0x0169
#define regDAGB2_WRCLI_DBUS_GO_PENDING_BASE_IDX 0
#define regDAGB2_DAGB_DLY 0x016c
#define regDAGB2_DAGB_DLY_BASE_IDX 0
#define regDAGB2_CNTL_MISC 0x016d
#define regDAGB2_CNTL_MISC_BASE_IDX 0
#define regDAGB2_CNTL_MISC2 0x016e
#define regDAGB2_CNTL_MISC2_BASE_IDX 0
#define regDAGB2_FATAL_ERROR_CNTL 0x016f
#define regDAGB2_FATAL_ERROR_CNTL_BASE_IDX 0
#define regDAGB2_FATAL_ERROR_CLEAR 0x0170
#define regDAGB2_FATAL_ERROR_CLEAR_BASE_IDX 0
#define regDAGB2_FATAL_ERROR_STATUS0 0x0171
#define regDAGB2_FATAL_ERROR_STATUS0_BASE_IDX 0
#define regDAGB2_FATAL_ERROR_STATUS1 0x0172
#define regDAGB2_FATAL_ERROR_STATUS1_BASE_IDX 0
#define regDAGB2_FATAL_ERROR_STATUS2 0x0173
#define regDAGB2_FATAL_ERROR_STATUS2_BASE_IDX 0
#define regDAGB2_FATAL_ERROR_STATUS3 0x0174
#define regDAGB2_FATAL_ERROR_STATUS3_BASE_IDX 0
#define regDAGB2_FIFO_EMPTY 0x0175
#define regDAGB2_FIFO_EMPTY_BASE_IDX 0
#define regDAGB2_FIFO_FULL 0x0176
#define regDAGB2_FIFO_FULL_BASE_IDX 0
#define regDAGB2_WR_CREDITS_FULL 0x0177
#define regDAGB2_WR_CREDITS_FULL_BASE_IDX 0
#define regDAGB2_RD_CREDITS_FULL 0x0178
#define regDAGB2_RD_CREDITS_FULL_BASE_IDX 0
#define regDAGB2_PERFCOUNTER_LO 0x0179
#define regDAGB2_PERFCOUNTER_LO_BASE_IDX 0
#define regDAGB2_PERFCOUNTER_HI 0x017a
#define regDAGB2_PERFCOUNTER_HI_BASE_IDX 0
#define regDAGB2_PERFCOUNTER0_CFG 0x017b
#define regDAGB2_PERFCOUNTER0_CFG_BASE_IDX 0
#define regDAGB2_PERFCOUNTER1_CFG 0x017c
#define regDAGB2_PERFCOUNTER1_CFG_BASE_IDX 0
#define regDAGB2_PERFCOUNTER2_CFG 0x017d
#define regDAGB2_PERFCOUNTER2_CFG_BASE_IDX 0
#define regDAGB2_PERFCOUNTER_RSLT_CNTL 0x017e
#define regDAGB2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regDAGB2_L1TLB_REG_RW 0x017f
#define regDAGB2_L1TLB_REG_RW_BASE_IDX 0
// addressBlock: aid_mmhub_dagb_dagbdec3
// base address: 0x60600
#define regDAGB3_RDCLI0 0x0180
#define regDAGB3_RDCLI0_BASE_IDX 0
#define regDAGB3_RDCLI1 0x0181
#define regDAGB3_RDCLI1_BASE_IDX 0
#define regDAGB3_RDCLI2 0x0182
#define regDAGB3_RDCLI2_BASE_IDX 0
#define regDAGB3_RDCLI3 0x0183
#define regDAGB3_RDCLI3_BASE_IDX 0
#define regDAGB3_RDCLI4 0x0184
#define regDAGB3_RDCLI4_BASE_IDX 0
#define regDAGB3_RDCLI5 0x0185
#define regDAGB3_RDCLI5_BASE_IDX 0
#define regDAGB3_RDCLI6 0x0186
#define regDAGB3_RDCLI6_BASE_IDX 0
#define regDAGB3_RDCLI7 0x0187
#define regDAGB3_RDCLI7_BASE_IDX 0
#define regDAGB3_RDCLI8 0x0188
#define regDAGB3_RDCLI8_BASE_IDX 0
#define regDAGB3_RDCLI9 0x0189
#define regDAGB3_RDCLI9_BASE_IDX 0
#define regDAGB3_RDCLI10 0x018a
#define regDAGB3_RDCLI10_BASE_IDX 0
#define regDAGB3_RDCLI11 0x018b
#define regDAGB3_RDCLI11_BASE_IDX 0
#define regDAGB3_RDCLI12 0x018c
#define regDAGB3_RDCLI12_BASE_IDX 0
#define regDAGB3_RDCLI13 0x018d
#define regDAGB3_RDCLI13_BASE_IDX 0
#define regDAGB3_RDCLI14 0x018e
#define regDAGB3_RDCLI14_BASE_IDX 0
#define regDAGB3_RDCLI15 0x018f
#define regDAGB3_RDCLI15_BASE_IDX 0
#define regDAGB3_RD_CNTL 0x0190
#define regDAGB3_RD_CNTL_BASE_IDX 0
#define regDAGB3_RD_GMI_CNTL 0x0191
#define regDAGB3_RD_GMI_CNTL_BASE_IDX 0
#define regDAGB3_RD_ADDR_DAGB 0x0192
#define regDAGB3_RD_ADDR_DAGB_BASE_IDX 0
#define regDAGB3_RD_OUTPUT_DAGB_MAX_BURST 0x0193
#define regDAGB3_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB3_RD_OUTPUT_DAGB_LAZY_TIMER 0x0194
#define regDAGB3_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB3_RD_CGTT_CLK_CTRL 0x0195
#define regDAGB3_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB3_L1TLB_RD_CGTT_CLK_CTRL 0x0196
#define regDAGB3_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB3_ATCVM_RD_CGTT_CLK_CTRL 0x0197
#define regDAGB3_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB3_RD_ADDR_DAGB_MAX_BURST0 0x0198
#define regDAGB3_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER0 0x0199
#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB3_RD_ADDR_DAGB_MAX_BURST1 0x019a
#define regDAGB3_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER1 0x019b
#define regDAGB3_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB3_RD_VC0_CNTL 0x019c
#define regDAGB3_RD_VC0_CNTL_BASE_IDX 0
#define regDAGB3_RD_VC1_CNTL 0x019d
#define regDAGB3_RD_VC1_CNTL_BASE_IDX 0
#define regDAGB3_RD_VC2_CNTL 0x019e
#define regDAGB3_RD_VC2_CNTL_BASE_IDX 0
#define regDAGB3_RD_VC3_CNTL 0x019f
#define regDAGB3_RD_VC3_CNTL_BASE_IDX 0
#define regDAGB3_RD_VC4_CNTL 0x01a0
#define regDAGB3_RD_VC4_CNTL_BASE_IDX 0
#define regDAGB3_RD_VC5_CNTL 0x01a1
#define regDAGB3_RD_VC5_CNTL_BASE_IDX 0
#define regDAGB3_RD_VC6_CNTL 0x01a2
#define regDAGB3_RD_VC6_CNTL_BASE_IDX 0
#define regDAGB3_RD_VC7_CNTL 0x01a3
#define regDAGB3_RD_VC7_CNTL_BASE_IDX 0
#define regDAGB3_RD_CNTL_MISC 0x01a4
#define regDAGB3_RD_CNTL_MISC_BASE_IDX 0
#define regDAGB3_RD_TLB_CREDIT 0x01a5
#define regDAGB3_RD_TLB_CREDIT_BASE_IDX 0
#define regDAGB3_RD_RDRET_CREDIT_CNTL 0x01a6
#define regDAGB3_RD_RDRET_CREDIT_CNTL_BASE_IDX 0
#define regDAGB3_RD_RDRET_CREDIT_CNTL2 0x01a7
#define regDAGB3_RD_RDRET_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB3_RDCLI_ASK_PENDING 0x01a8
#define regDAGB3_RDCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB3_RDCLI_GO_PENDING 0x01a9
#define regDAGB3_RDCLI_GO_PENDING_BASE_IDX 0
#define regDAGB3_RDCLI_GBLSEND_PENDING 0x01aa
#define regDAGB3_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB3_RDCLI_TLB_PENDING 0x01ab
#define regDAGB3_RDCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB3_RDCLI_OARB_PENDING 0x01ac
#define regDAGB3_RDCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB3_RDCLI_OSD_PENDING 0x01ad
#define regDAGB3_RDCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI0 0x01b0
#define regDAGB3_WRCLI0_BASE_IDX 0
#define regDAGB3_WRCLI1 0x01b1
#define regDAGB3_WRCLI1_BASE_IDX 0
#define regDAGB3_WRCLI2 0x01b2
#define regDAGB3_WRCLI2_BASE_IDX 0
#define regDAGB3_WRCLI3 0x01b3
#define regDAGB3_WRCLI3_BASE_IDX 0
#define regDAGB3_WRCLI4 0x01b4
#define regDAGB3_WRCLI4_BASE_IDX 0
#define regDAGB3_WRCLI5 0x01b5
#define regDAGB3_WRCLI5_BASE_IDX 0
#define regDAGB3_WRCLI6 0x01b6
#define regDAGB3_WRCLI6_BASE_IDX 0
#define regDAGB3_WRCLI7 0x01b7
#define regDAGB3_WRCLI7_BASE_IDX 0
#define regDAGB3_WRCLI8 0x01b8
#define regDAGB3_WRCLI8_BASE_IDX 0
#define regDAGB3_WRCLI9 0x01b9
#define regDAGB3_WRCLI9_BASE_IDX 0
#define regDAGB3_WRCLI10 0x01ba
#define regDAGB3_WRCLI10_BASE_IDX 0
#define regDAGB3_WRCLI11 0x01bb
#define regDAGB3_WRCLI11_BASE_IDX 0
#define regDAGB3_WRCLI12 0x01bc
#define regDAGB3_WRCLI12_BASE_IDX 0
#define regDAGB3_WRCLI13 0x01bd
#define regDAGB3_WRCLI13_BASE_IDX 0
#define regDAGB3_WRCLI14 0x01be
#define regDAGB3_WRCLI14_BASE_IDX 0
#define regDAGB3_WRCLI15 0x01bf
#define regDAGB3_WRCLI15_BASE_IDX 0
#define regDAGB3_WR_CNTL 0x01c0
#define regDAGB3_WR_CNTL_BASE_IDX 0
#define regDAGB3_WR_GMI_CNTL 0x01c1
#define regDAGB3_WR_GMI_CNTL_BASE_IDX 0
#define regDAGB3_WR_ADDR_DAGB 0x01c2
#define regDAGB3_WR_ADDR_DAGB_BASE_IDX 0
#define regDAGB3_WR_OUTPUT_DAGB_MAX_BURST 0x01c3
#define regDAGB3_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB3_WR_OUTPUT_DAGB_LAZY_TIMER 0x01c4
#define regDAGB3_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB3_WR_CGTT_CLK_CTRL 0x01c5
#define regDAGB3_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB3_L1TLB_WR_CGTT_CLK_CTRL 0x01c6
#define regDAGB3_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB3_ATCVM_WR_CGTT_CLK_CTRL 0x01c7
#define regDAGB3_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB3_WR_ADDR_DAGB_MAX_BURST0 0x01c8
#define regDAGB3_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER0 0x01c9
#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB3_WR_ADDR_DAGB_MAX_BURST1 0x01ca
#define regDAGB3_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER1 0x01cb
#define regDAGB3_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB3_WR_DATA_DAGB 0x01cc
#define regDAGB3_WR_DATA_DAGB_BASE_IDX 0
#define regDAGB3_WR_DATA_DAGB_MAX_BURST0 0x01cd
#define regDAGB3_WR_DATA_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER0 0x01ce
#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB3_WR_DATA_DAGB_MAX_BURST1 0x01cf
#define regDAGB3_WR_DATA_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER1 0x01d0
#define regDAGB3_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB3_WR_VC0_CNTL 0x01d1
#define regDAGB3_WR_VC0_CNTL_BASE_IDX 0
#define regDAGB3_WR_VC1_CNTL 0x01d2
#define regDAGB3_WR_VC1_CNTL_BASE_IDX 0
#define regDAGB3_WR_VC2_CNTL 0x01d3
#define regDAGB3_WR_VC2_CNTL_BASE_IDX 0
#define regDAGB3_WR_VC3_CNTL 0x01d4
#define regDAGB3_WR_VC3_CNTL_BASE_IDX 0
#define regDAGB3_WR_VC4_CNTL 0x01d5
#define regDAGB3_WR_VC4_CNTL_BASE_IDX 0
#define regDAGB3_WR_VC5_CNTL 0x01d6
#define regDAGB3_WR_VC5_CNTL_BASE_IDX 0
#define regDAGB3_WR_VC6_CNTL 0x01d7
#define regDAGB3_WR_VC6_CNTL_BASE_IDX 0
#define regDAGB3_WR_VC7_CNTL 0x01d8
#define regDAGB3_WR_VC7_CNTL_BASE_IDX 0
#define regDAGB3_WR_CNTL_MISC 0x01d9
#define regDAGB3_WR_CNTL_MISC_BASE_IDX 0
#define regDAGB3_WR_TLB_CREDIT 0x01da
#define regDAGB3_WR_TLB_CREDIT_BASE_IDX 0
#define regDAGB3_WR_DATA_CREDIT 0x01db
#define regDAGB3_WR_DATA_CREDIT_BASE_IDX 0
#define regDAGB3_WR_MISC_CREDIT 0x01dc
#define regDAGB3_WR_MISC_CREDIT_BASE_IDX 0
#define regDAGB3_WR_OSD_CREDIT_CNTL1 0x01dd
#define regDAGB3_WR_OSD_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB3_WR_OSD_CREDIT_CNTL2 0x01de
#define regDAGB3_WR_OSD_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB3_WR_ATOMIC_FIFO_CREDIT_CNTL1 0x01df
#define regDAGB3_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE 0x01e0
#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX 0
#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE_VALUE 0x01e1
#define regDAGB3_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB3_WRCLI_ASK_PENDING 0x01e2
#define regDAGB3_WRCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI_GO_PENDING 0x01e3
#define regDAGB3_WRCLI_GO_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI_GBLSEND_PENDING 0x01e4
#define regDAGB3_WRCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI_TLB_PENDING 0x01e5
#define regDAGB3_WRCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI_OARB_PENDING 0x01e6
#define regDAGB3_WRCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI_OSD_PENDING 0x01e7
#define regDAGB3_WRCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI_DBUS_ASK_PENDING 0x01e8
#define regDAGB3_WRCLI_DBUS_ASK_PENDING_BASE_IDX 0
#define regDAGB3_WRCLI_DBUS_GO_PENDING 0x01e9
#define regDAGB3_WRCLI_DBUS_GO_PENDING_BASE_IDX 0
#define regDAGB3_DAGB_DLY 0x01ec
#define regDAGB3_DAGB_DLY_BASE_IDX 0
#define regDAGB3_CNTL_MISC 0x01ed
#define regDAGB3_CNTL_MISC_BASE_IDX 0
#define regDAGB3_CNTL_MISC2 0x01ee
#define regDAGB3_CNTL_MISC2_BASE_IDX 0
#define regDAGB3_FATAL_ERROR_CNTL 0x01ef
#define regDAGB3_FATAL_ERROR_CNTL_BASE_IDX 0
#define regDAGB3_FATAL_ERROR_CLEAR 0x01f0
#define regDAGB3_FATAL_ERROR_CLEAR_BASE_IDX 0
#define regDAGB3_FATAL_ERROR_STATUS0 0x01f1
#define regDAGB3_FATAL_ERROR_STATUS0_BASE_IDX 0
#define regDAGB3_FATAL_ERROR_STATUS1 0x01f2
#define regDAGB3_FATAL_ERROR_STATUS1_BASE_IDX 0
#define regDAGB3_FATAL_ERROR_STATUS2 0x01f3
#define regDAGB3_FATAL_ERROR_STATUS2_BASE_IDX 0
#define regDAGB3_FATAL_ERROR_STATUS3 0x01f4
#define regDAGB3_FATAL_ERROR_STATUS3_BASE_IDX 0
#define regDAGB3_FIFO_EMPTY 0x01f5
#define regDAGB3_FIFO_EMPTY_BASE_IDX 0
#define regDAGB3_FIFO_FULL 0x01f6
#define regDAGB3_FIFO_FULL_BASE_IDX 0
#define regDAGB3_WR_CREDITS_FULL 0x01f7
#define regDAGB3_WR_CREDITS_FULL_BASE_IDX 0
#define regDAGB3_RD_CREDITS_FULL 0x01f8
#define regDAGB3_RD_CREDITS_FULL_BASE_IDX 0
#define regDAGB3_PERFCOUNTER_LO 0x01f9
#define regDAGB3_PERFCOUNTER_LO_BASE_IDX 0
#define regDAGB3_PERFCOUNTER_HI 0x01fa
#define regDAGB3_PERFCOUNTER_HI_BASE_IDX 0
#define regDAGB3_PERFCOUNTER0_CFG 0x01fb
#define regDAGB3_PERFCOUNTER0_CFG_BASE_IDX 0
#define regDAGB3_PERFCOUNTER1_CFG 0x01fc
#define regDAGB3_PERFCOUNTER1_CFG_BASE_IDX 0
#define regDAGB3_PERFCOUNTER2_CFG 0x01fd
#define regDAGB3_PERFCOUNTER2_CFG_BASE_IDX 0
#define regDAGB3_PERFCOUNTER_RSLT_CNTL 0x01fe
#define regDAGB3_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regDAGB3_L1TLB_REG_RW 0x01ff
#define regDAGB3_L1TLB_REG_RW_BASE_IDX 0
// addressBlock: aid_mmhub_dagb_dagbdec4
// base address: 0x60800
#define regDAGB4_RDCLI0 0x0200
#define regDAGB4_RDCLI0_BASE_IDX 0
#define regDAGB4_RDCLI1 0x0201
#define regDAGB4_RDCLI1_BASE_IDX 0
#define regDAGB4_RDCLI2 0x0202
#define regDAGB4_RDCLI2_BASE_IDX 0
#define regDAGB4_RDCLI3 0x0203
#define regDAGB4_RDCLI3_BASE_IDX 0
#define regDAGB4_RDCLI4 0x0204
#define regDAGB4_RDCLI4_BASE_IDX 0
#define regDAGB4_RDCLI5 0x0205
#define regDAGB4_RDCLI5_BASE_IDX 0
#define regDAGB4_RDCLI6 0x0206
#define regDAGB4_RDCLI6_BASE_IDX 0
#define regDAGB4_RDCLI7 0x0207
#define regDAGB4_RDCLI7_BASE_IDX 0
#define regDAGB4_RDCLI8 0x0208
#define regDAGB4_RDCLI8_BASE_IDX 0
#define regDAGB4_RDCLI9 0x0209
#define regDAGB4_RDCLI9_BASE_IDX 0
#define regDAGB4_RDCLI10 0x020a
#define regDAGB4_RDCLI10_BASE_IDX 0
#define regDAGB4_RDCLI11 0x020b
#define regDAGB4_RDCLI11_BASE_IDX 0
#define regDAGB4_RDCLI12 0x020c
#define regDAGB4_RDCLI12_BASE_IDX 0
#define regDAGB4_RDCLI13 0x020d
#define regDAGB4_RDCLI13_BASE_IDX 0
#define regDAGB4_RDCLI14 0x020e
#define regDAGB4_RDCLI14_BASE_IDX 0
#define regDAGB4_RDCLI15 0x020f
#define regDAGB4_RDCLI15_BASE_IDX 0
#define regDAGB4_RD_CNTL 0x0210
#define regDAGB4_RD_CNTL_BASE_IDX 0
#define regDAGB4_RD_GMI_CNTL 0x0211
#define regDAGB4_RD_GMI_CNTL_BASE_IDX 0
#define regDAGB4_RD_ADDR_DAGB 0x0212
#define regDAGB4_RD_ADDR_DAGB_BASE_IDX 0
#define regDAGB4_RD_OUTPUT_DAGB_MAX_BURST 0x0213
#define regDAGB4_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB4_RD_OUTPUT_DAGB_LAZY_TIMER 0x0214
#define regDAGB4_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB4_RD_CGTT_CLK_CTRL 0x0215
#define regDAGB4_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB4_L1TLB_RD_CGTT_CLK_CTRL 0x0216
#define regDAGB4_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB4_ATCVM_RD_CGTT_CLK_CTRL 0x0217
#define regDAGB4_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB4_RD_ADDR_DAGB_MAX_BURST0 0x0218
#define regDAGB4_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER0 0x0219
#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB4_RD_ADDR_DAGB_MAX_BURST1 0x021a
#define regDAGB4_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER1 0x021b
#define regDAGB4_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB4_RD_VC0_CNTL 0x021c
#define regDAGB4_RD_VC0_CNTL_BASE_IDX 0
#define regDAGB4_RD_VC1_CNTL 0x021d
#define regDAGB4_RD_VC1_CNTL_BASE_IDX 0
#define regDAGB4_RD_VC2_CNTL 0x021e
#define regDAGB4_RD_VC2_CNTL_BASE_IDX 0
#define regDAGB4_RD_VC3_CNTL 0x021f
#define regDAGB4_RD_VC3_CNTL_BASE_IDX 0
#define regDAGB4_RD_VC4_CNTL 0x0220
#define regDAGB4_RD_VC4_CNTL_BASE_IDX 0
#define regDAGB4_RD_VC5_CNTL 0x0221
#define regDAGB4_RD_VC5_CNTL_BASE_IDX 0
#define regDAGB4_RD_VC6_CNTL 0x0222
#define regDAGB4_RD_VC6_CNTL_BASE_IDX 0
#define regDAGB4_RD_VC7_CNTL 0x0223
#define regDAGB4_RD_VC7_CNTL_BASE_IDX 0
#define regDAGB4_RD_CNTL_MISC 0x0224
#define regDAGB4_RD_CNTL_MISC_BASE_IDX 0
#define regDAGB4_RD_TLB_CREDIT 0x0225
#define regDAGB4_RD_TLB_CREDIT_BASE_IDX 0
#define regDAGB4_RD_RDRET_CREDIT_CNTL 0x0226
#define regDAGB4_RD_RDRET_CREDIT_CNTL_BASE_IDX 0
#define regDAGB4_RD_RDRET_CREDIT_CNTL2 0x0227
#define regDAGB4_RD_RDRET_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB4_RDCLI_ASK_PENDING 0x0228
#define regDAGB4_RDCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB4_RDCLI_GO_PENDING 0x0229
#define regDAGB4_RDCLI_GO_PENDING_BASE_IDX 0
#define regDAGB4_RDCLI_GBLSEND_PENDING 0x022a
#define regDAGB4_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB4_RDCLI_TLB_PENDING 0x022b
#define regDAGB4_RDCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB4_RDCLI_OARB_PENDING 0x022c
#define regDAGB4_RDCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB4_RDCLI_OSD_PENDING 0x022d
#define regDAGB4_RDCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI0 0x0230
#define regDAGB4_WRCLI0_BASE_IDX 0
#define regDAGB4_WRCLI1 0x0231
#define regDAGB4_WRCLI1_BASE_IDX 0
#define regDAGB4_WRCLI2 0x0232
#define regDAGB4_WRCLI2_BASE_IDX 0
#define regDAGB4_WRCLI3 0x0233
#define regDAGB4_WRCLI3_BASE_IDX 0
#define regDAGB4_WRCLI4 0x0234
#define regDAGB4_WRCLI4_BASE_IDX 0
#define regDAGB4_WRCLI5 0x0235
#define regDAGB4_WRCLI5_BASE_IDX 0
#define regDAGB4_WRCLI6 0x0236
#define regDAGB4_WRCLI6_BASE_IDX 0
#define regDAGB4_WRCLI7 0x0237
#define regDAGB4_WRCLI7_BASE_IDX 0
#define regDAGB4_WRCLI8 0x0238
#define regDAGB4_WRCLI8_BASE_IDX 0
#define regDAGB4_WRCLI9 0x0239
#define regDAGB4_WRCLI9_BASE_IDX 0
#define regDAGB4_WRCLI10 0x023a
#define regDAGB4_WRCLI10_BASE_IDX 0
#define regDAGB4_WRCLI11 0x023b
#define regDAGB4_WRCLI11_BASE_IDX 0
#define regDAGB4_WRCLI12 0x023c
#define regDAGB4_WRCLI12_BASE_IDX 0
#define regDAGB4_WRCLI13 0x023d
#define regDAGB4_WRCLI13_BASE_IDX 0
#define regDAGB4_WRCLI14 0x023e
#define regDAGB4_WRCLI14_BASE_IDX 0
#define regDAGB4_WRCLI15 0x023f
#define regDAGB4_WRCLI15_BASE_IDX 0
#define regDAGB4_WR_CNTL 0x0240
#define regDAGB4_WR_CNTL_BASE_IDX 0
#define regDAGB4_WR_GMI_CNTL 0x0241
#define regDAGB4_WR_GMI_CNTL_BASE_IDX 0
#define regDAGB4_WR_ADDR_DAGB 0x0242
#define regDAGB4_WR_ADDR_DAGB_BASE_IDX 0
#define regDAGB4_WR_OUTPUT_DAGB_MAX_BURST 0x0243
#define regDAGB4_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define regDAGB4_WR_OUTPUT_DAGB_LAZY_TIMER 0x0244
#define regDAGB4_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define regDAGB4_WR_CGTT_CLK_CTRL 0x0245
#define regDAGB4_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB4_L1TLB_WR_CGTT_CLK_CTRL 0x0246
#define regDAGB4_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB4_ATCVM_WR_CGTT_CLK_CTRL 0x0247
#define regDAGB4_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB4_WR_ADDR_DAGB_MAX_BURST0 0x0248
#define regDAGB4_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER0 0x0249
#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB4_WR_ADDR_DAGB_MAX_BURST1 0x024a
#define regDAGB4_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER1 0x024b
#define regDAGB4_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB4_WR_DATA_DAGB 0x024c
#define regDAGB4_WR_DATA_DAGB_BASE_IDX 0
#define regDAGB4_WR_DATA_DAGB_MAX_BURST0 0x024d
#define regDAGB4_WR_DATA_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER0 0x024e
#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB4_WR_DATA_DAGB_MAX_BURST1 0x024f
#define regDAGB4_WR_DATA_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER1 0x0250
#define regDAGB4_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB4_WR_VC0_CNTL 0x0251
#define regDAGB4_WR_VC0_CNTL_BASE_IDX 0
#define regDAGB4_WR_VC1_CNTL 0x0252
#define regDAGB4_WR_VC1_CNTL_BASE_IDX 0
#define regDAGB4_WR_VC2_CNTL 0x0253
#define regDAGB4_WR_VC2_CNTL_BASE_IDX 0
#define regDAGB4_WR_VC3_CNTL 0x0254
#define regDAGB4_WR_VC3_CNTL_BASE_IDX 0
#define regDAGB4_WR_VC4_CNTL 0x0255
#define regDAGB4_WR_VC4_CNTL_BASE_IDX 0
#define regDAGB4_WR_VC5_CNTL 0x0256
#define regDAGB4_WR_VC5_CNTL_BASE_IDX 0
#define regDAGB4_WR_VC6_CNTL 0x0257
#define regDAGB4_WR_VC6_CNTL_BASE_IDX 0
#define regDAGB4_WR_VC7_CNTL 0x0258
#define regDAGB4_WR_VC7_CNTL_BASE_IDX 0
#define regDAGB4_WR_CNTL_MISC 0x0259
#define regDAGB4_WR_CNTL_MISC_BASE_IDX 0
#define regDAGB4_WR_TLB_CREDIT 0x025a
#define regDAGB4_WR_TLB_CREDIT_BASE_IDX 0
#define regDAGB4_WR_DATA_CREDIT 0x025b
#define regDAGB4_WR_DATA_CREDIT_BASE_IDX 0
#define regDAGB4_WR_MISC_CREDIT 0x025c
#define regDAGB4_WR_MISC_CREDIT_BASE_IDX 0
#define regDAGB4_WR_OSD_CREDIT_CNTL1 0x025d
#define regDAGB4_WR_OSD_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB4_WR_OSD_CREDIT_CNTL2 0x025e
#define regDAGB4_WR_OSD_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB4_WR_ATOMIC_FIFO_CREDIT_CNTL1 0x025f
#define regDAGB4_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE 0x0260
#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX 0
#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE_VALUE 0x0261
#define regDAGB4_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB4_WRCLI_ASK_PENDING 0x0262
#define regDAGB4_WRCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI_GO_PENDING 0x0263
#define regDAGB4_WRCLI_GO_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI_GBLSEND_PENDING 0x0264
#define regDAGB4_WRCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI_TLB_PENDING 0x0265
#define regDAGB4_WRCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI_OARB_PENDING 0x0266
#define regDAGB4_WRCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI_OSD_PENDING 0x0267
#define regDAGB4_WRCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI_DBUS_ASK_PENDING 0x0268
#define regDAGB4_WRCLI_DBUS_ASK_PENDING_BASE_IDX 0
#define regDAGB4_WRCLI_DBUS_GO_PENDING 0x0269
#define regDAGB4_WRCLI_DBUS_GO_PENDING_BASE_IDX 0
#define regDAGB4_DAGB_DLY 0x026c
#define regDAGB4_DAGB_DLY_BASE_IDX 0
#define regDAGB4_CNTL_MISC 0x026d
#define regDAGB4_CNTL_MISC_BASE_IDX 0
#define regDAGB4_CNTL_MISC2 0x026e
#define regDAGB4_CNTL_MISC2_BASE_IDX 0
#define regDAGB4_FATAL_ERROR_CNTL 0x026f
#define regDAGB4_FATAL_ERROR_CNTL_BASE_IDX 0
#define regDAGB4_FATAL_ERROR_CLEAR 0x0270
#define regDAGB4_FATAL_ERROR_CLEAR_BASE_IDX 0
#define regDAGB4_FATAL_ERROR_STATUS0 0x0271
#define regDAGB4_FATAL_ERROR_STATUS0_BASE_IDX 0
#define regDAGB4_FATAL_ERROR_STATUS1 0x0272
#define regDAGB4_FATAL_ERROR_STATUS1_BASE_IDX 0
#define regDAGB4_FATAL_ERROR_STATUS2 0x0273
#define regDAGB4_FATAL_ERROR_STATUS2_BASE_IDX 0
#define regDAGB4_FATAL_ERROR_STATUS3 0x0274
#define regDAGB4_FATAL_ERROR_STATUS3_BASE_IDX 0
#define regDAGB4_FIFO_EMPTY 0x0275
#define regDAGB4_FIFO_EMPTY_BASE_IDX 0
#define regDAGB4_FIFO_FULL 0x0276
#define regDAGB4_FIFO_FULL_BASE_IDX 0
#define regDAGB4_WR_CREDITS_FULL 0x0277
#define regDAGB4_WR_CREDITS_FULL_BASE_IDX 0
#define regDAGB4_RD_CREDITS_FULL 0x0278
#define regDAGB4_RD_CREDITS_FULL_BASE_IDX 0
#define regDAGB4_PERFCOUNTER_LO 0x0279
#define regDAGB4_PERFCOUNTER_LO_BASE_IDX 0
#define regDAGB4_PERFCOUNTER_HI 0x027a
#define regDAGB4_PERFCOUNTER_HI_BASE_IDX 0
#define regDAGB4_PERFCOUNTER0_CFG 0x027b
#define regDAGB4_PERFCOUNTER0_CFG_BASE_IDX 0
#define regDAGB4_PERFCOUNTER1_CFG 0x027c
#define regDAGB4_PERFCOUNTER1_CFG_BASE_IDX 0
#define regDAGB4_PERFCOUNTER2_CFG 0x027d
#define regDAGB4_PERFCOUNTER2_CFG_BASE_IDX 0
#define regDAGB4_PERFCOUNTER_RSLT_CNTL 0x027e
#define regDAGB4_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regDAGB4_L1TLB_REG_RW 0x027f
#define regDAGB4_L1TLB_REG_RW_BASE_IDX 0
// addressBlock: aid_mmhub_ea_mmeadec0
// base address: 0x60c00
#define regMMEA0_DRAM_RD_CLI2GRP_MAP0 0x0300
#define regMMEA0_DRAM_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA0_DRAM_RD_CLI2GRP_MAP1 0x0301
#define regMMEA0_DRAM_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA0_DRAM_WR_CLI2GRP_MAP0 0x0302
#define regMMEA0_DRAM_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA0_DRAM_WR_CLI2GRP_MAP1 0x0303
#define regMMEA0_DRAM_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA0_DRAM_RD_GRP2VC_MAP 0x0304
#define regMMEA0_DRAM_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA0_DRAM_WR_GRP2VC_MAP 0x0305
#define regMMEA0_DRAM_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA0_DRAM_RD_LAZY 0x0306
#define regMMEA0_DRAM_RD_LAZY_BASE_IDX 0
#define regMMEA0_DRAM_WR_LAZY 0x0307
#define regMMEA0_DRAM_WR_LAZY_BASE_IDX 0
#define regMMEA0_DRAM_RD_CAM_CNTL 0x0308
#define regMMEA0_DRAM_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA0_DRAM_WR_CAM_CNTL 0x0309
#define regMMEA0_DRAM_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA0_DRAM_PAGE_BURST 0x030a
#define regMMEA0_DRAM_PAGE_BURST_BASE_IDX 0
#define regMMEA0_DRAM_RD_PRI_AGE 0x030b
#define regMMEA0_DRAM_RD_PRI_AGE_BASE_IDX 0
#define regMMEA0_DRAM_WR_PRI_AGE 0x030c
#define regMMEA0_DRAM_WR_PRI_AGE_BASE_IDX 0
#define regMMEA0_DRAM_RD_PRI_QUEUING 0x030d
#define regMMEA0_DRAM_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA0_DRAM_WR_PRI_QUEUING 0x030e
#define regMMEA0_DRAM_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA0_DRAM_RD_PRI_FIXED 0x030f
#define regMMEA0_DRAM_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA0_DRAM_WR_PRI_FIXED 0x0310
#define regMMEA0_DRAM_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA0_DRAM_RD_PRI_URGENCY 0x0311
#define regMMEA0_DRAM_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA0_DRAM_WR_PRI_URGENCY 0x0312
#define regMMEA0_DRAM_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA0_DRAM_RD_PRI_QUANT_PRI1 0x0313
#define regMMEA0_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA0_DRAM_RD_PRI_QUANT_PRI2 0x0314
#define regMMEA0_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA0_DRAM_RD_PRI_QUANT_PRI3 0x0315
#define regMMEA0_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA0_DRAM_WR_PRI_QUANT_PRI1 0x0316
#define regMMEA0_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA0_DRAM_WR_PRI_QUANT_PRI2 0x0317
#define regMMEA0_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA0_DRAM_WR_PRI_QUANT_PRI3 0x0318
#define regMMEA0_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA0_GMI_RD_CLI2GRP_MAP0 0x0319
#define regMMEA0_GMI_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA0_GMI_RD_CLI2GRP_MAP1 0x031a
#define regMMEA0_GMI_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA0_GMI_WR_CLI2GRP_MAP0 0x031b
#define regMMEA0_GMI_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA0_GMI_WR_CLI2GRP_MAP1 0x031c
#define regMMEA0_GMI_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA0_GMI_RD_GRP2VC_MAP 0x031d
#define regMMEA0_GMI_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA0_GMI_WR_GRP2VC_MAP 0x031e
#define regMMEA0_GMI_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA0_GMI_RD_LAZY 0x031f
#define regMMEA0_GMI_RD_LAZY_BASE_IDX 0
#define regMMEA0_GMI_WR_LAZY 0x0320
#define regMMEA0_GMI_WR_LAZY_BASE_IDX 0
#define regMMEA0_GMI_RD_CAM_CNTL 0x0321
#define regMMEA0_GMI_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA0_GMI_WR_CAM_CNTL 0x0322
#define regMMEA0_GMI_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA0_GMI_PAGE_BURST 0x0323
#define regMMEA0_GMI_PAGE_BURST_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_AGE 0x0324
#define regMMEA0_GMI_RD_PRI_AGE_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_AGE 0x0325
#define regMMEA0_GMI_WR_PRI_AGE_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_QUEUING 0x0326
#define regMMEA0_GMI_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_QUEUING 0x0327
#define regMMEA0_GMI_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_FIXED 0x0328
#define regMMEA0_GMI_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_FIXED 0x0329
#define regMMEA0_GMI_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_URGENCY 0x032a
#define regMMEA0_GMI_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_URGENCY 0x032b
#define regMMEA0_GMI_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_URGENCY_MASKING 0x032c
#define regMMEA0_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_URGENCY_MASKING 0x032d
#define regMMEA0_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_QUANT_PRI1 0x032e
#define regMMEA0_GMI_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_QUANT_PRI2 0x032f
#define regMMEA0_GMI_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA0_GMI_RD_PRI_QUANT_PRI3 0x0330
#define regMMEA0_GMI_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_QUANT_PRI1 0x0331
#define regMMEA0_GMI_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_QUANT_PRI2 0x0332
#define regMMEA0_GMI_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA0_GMI_WR_PRI_QUANT_PRI3 0x0333
#define regMMEA0_GMI_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA0_IO_RD_CLI2GRP_MAP0 0x03d5
#define regMMEA0_IO_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA0_IO_RD_CLI2GRP_MAP1 0x03d6
#define regMMEA0_IO_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA0_IO_WR_CLI2GRP_MAP0 0x03d7
#define regMMEA0_IO_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA0_IO_WR_CLI2GRP_MAP1 0x03d8
#define regMMEA0_IO_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA0_IO_RD_COMBINE_FLUSH 0x03d9
#define regMMEA0_IO_RD_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA0_IO_WR_COMBINE_FLUSH 0x03da
#define regMMEA0_IO_WR_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA0_IO_GROUP_BURST 0x03db
#define regMMEA0_IO_GROUP_BURST_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_AGE 0x03dc
#define regMMEA0_IO_RD_PRI_AGE_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_AGE 0x03dd
#define regMMEA0_IO_WR_PRI_AGE_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_QUEUING 0x03de
#define regMMEA0_IO_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_QUEUING 0x03df
#define regMMEA0_IO_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_FIXED 0x03e0
#define regMMEA0_IO_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_FIXED 0x03e1
#define regMMEA0_IO_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_URGENCY 0x03e2
#define regMMEA0_IO_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_URGENCY 0x03e3
#define regMMEA0_IO_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_URGENCY_MASKING 0x03e4
#define regMMEA0_IO_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_URGENCY_MASKING 0x03e5
#define regMMEA0_IO_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_QUANT_PRI1 0x03e6
#define regMMEA0_IO_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_QUANT_PRI2 0x03e7
#define regMMEA0_IO_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA0_IO_RD_PRI_QUANT_PRI3 0x03e8
#define regMMEA0_IO_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_QUANT_PRI1 0x03e9
#define regMMEA0_IO_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_QUANT_PRI2 0x03ea
#define regMMEA0_IO_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA0_IO_WR_PRI_QUANT_PRI3 0x03eb
#define regMMEA0_IO_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA0_SDP_ARB_DRAM 0x03ec
#define regMMEA0_SDP_ARB_DRAM_BASE_IDX 0
#define regMMEA0_SDP_ARB_GMI 0x03ed
#define regMMEA0_SDP_ARB_GMI_BASE_IDX 0
#define regMMEA0_SDP_ARB_FINAL 0x03ee
#define regMMEA0_SDP_ARB_FINAL_BASE_IDX 0
#define regMMEA0_SDP_DRAM_PRIORITY 0x03ef
#define regMMEA0_SDP_DRAM_PRIORITY_BASE_IDX 0
#define regMMEA0_SDP_GMI_PRIORITY 0x03f0
#define regMMEA0_SDP_GMI_PRIORITY_BASE_IDX 0
#define regMMEA0_SDP_IO_PRIORITY 0x03f1
#define regMMEA0_SDP_IO_PRIORITY_BASE_IDX 0
#define regMMEA0_SDP_CREDITS 0x03f2
#define regMMEA0_SDP_CREDITS_BASE_IDX 0
#define regMMEA0_SDP_TAG_RESERVE0 0x03f3
#define regMMEA0_SDP_TAG_RESERVE0_BASE_IDX 0
#define regMMEA0_SDP_TAG_RESERVE1 0x03f4
#define regMMEA0_SDP_TAG_RESERVE1_BASE_IDX 0
#define regMMEA0_SDP_VCC_RESERVE0 0x03f5
#define regMMEA0_SDP_VCC_RESERVE0_BASE_IDX 0
#define regMMEA0_SDP_VCC_RESERVE1 0x03f6
#define regMMEA0_SDP_VCC_RESERVE1_BASE_IDX 0
#define regMMEA0_SDP_VCD_RESERVE0 0x03f7
#define regMMEA0_SDP_VCD_RESERVE0_BASE_IDX 0
#define regMMEA0_SDP_VCD_RESERVE1 0x03f8
#define regMMEA0_SDP_VCD_RESERVE1_BASE_IDX 0
#define regMMEA0_SDP_REQ_CNTL 0x03f9
#define regMMEA0_SDP_REQ_CNTL_BASE_IDX 0
#define regMMEA0_MISC 0x03fa
#define regMMEA0_MISC_BASE_IDX 0
#define regMMEA0_LATENCY_SAMPLING 0x03fb
#define regMMEA0_LATENCY_SAMPLING_BASE_IDX 0
#define regMMEA0_PERFCOUNTER_LO 0x03fc
#define regMMEA0_PERFCOUNTER_LO_BASE_IDX 0
#define regMMEA0_PERFCOUNTER_HI 0x03fd
#define regMMEA0_PERFCOUNTER_HI_BASE_IDX 0
#define regMMEA0_PERFCOUNTER0_CFG 0x03fe
#define regMMEA0_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMEA0_PERFCOUNTER1_CFG 0x03ff
#define regMMEA0_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMEA0_PERFCOUNTER_RSLT_CNTL 0x0400
#define regMMEA0_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regMMEA0_UE_ERR_STATUS_LO 0x0406
#define regMMEA0_UE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA0_UE_ERR_STATUS_HI 0x0407
#define regMMEA0_UE_ERR_STATUS_HI_BASE_IDX 0
#define regMMEA0_DSM_CNTL 0x0408
#define regMMEA0_DSM_CNTL_BASE_IDX 0
#define regMMEA0_DSM_CNTLA 0x0409
#define regMMEA0_DSM_CNTLA_BASE_IDX 0
#define regMMEA0_DSM_CNTLB 0x040a
#define regMMEA0_DSM_CNTLB_BASE_IDX 0
#define regMMEA0_DSM_CNTL2 0x040b
#define regMMEA0_DSM_CNTL2_BASE_IDX 0
#define regMMEA0_DSM_CNTL2A 0x040c
#define regMMEA0_DSM_CNTL2A_BASE_IDX 0
#define regMMEA0_DSM_CNTL2B 0x040d
#define regMMEA0_DSM_CNTL2B_BASE_IDX 0
#define regMMEA0_CGTT_CLK_CTRL 0x040f
#define regMMEA0_CGTT_CLK_CTRL_BASE_IDX 0
#define regMMEA0_EDC_MODE 0x0410
#define regMMEA0_EDC_MODE_BASE_IDX 0
#define regMMEA0_ERR_STATUS 0x0411
#define regMMEA0_ERR_STATUS_BASE_IDX 0
#define regMMEA0_MISC2 0x0412
#define regMMEA0_MISC2_BASE_IDX 0
#define regMMEA0_CE_ERR_STATUS_LO 0x0414
#define regMMEA0_CE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA0_MISC_AON 0x0415
#define regMMEA0_MISC_AON_BASE_IDX 0
#define regMMEA0_CE_ERR_STATUS_HI 0x0416
#define regMMEA0_CE_ERR_STATUS_HI_BASE_IDX 0
// addressBlock: aid_mmhub_ea_mmeadec1
// base address: 0x61100
#define regMMEA1_DRAM_RD_CLI2GRP_MAP0 0x0440
#define regMMEA1_DRAM_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA1_DRAM_RD_CLI2GRP_MAP1 0x0441
#define regMMEA1_DRAM_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA1_DRAM_WR_CLI2GRP_MAP0 0x0442
#define regMMEA1_DRAM_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA1_DRAM_WR_CLI2GRP_MAP1 0x0443
#define regMMEA1_DRAM_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA1_DRAM_RD_GRP2VC_MAP 0x0444
#define regMMEA1_DRAM_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA1_DRAM_WR_GRP2VC_MAP 0x0445
#define regMMEA1_DRAM_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA1_DRAM_RD_LAZY 0x0446
#define regMMEA1_DRAM_RD_LAZY_BASE_IDX 0
#define regMMEA1_DRAM_WR_LAZY 0x0447
#define regMMEA1_DRAM_WR_LAZY_BASE_IDX 0
#define regMMEA1_DRAM_RD_CAM_CNTL 0x0448
#define regMMEA1_DRAM_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA1_DRAM_WR_CAM_CNTL 0x0449
#define regMMEA1_DRAM_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA1_DRAM_PAGE_BURST 0x044a
#define regMMEA1_DRAM_PAGE_BURST_BASE_IDX 0
#define regMMEA1_DRAM_RD_PRI_AGE 0x044b
#define regMMEA1_DRAM_RD_PRI_AGE_BASE_IDX 0
#define regMMEA1_DRAM_WR_PRI_AGE 0x044c
#define regMMEA1_DRAM_WR_PRI_AGE_BASE_IDX 0
#define regMMEA1_DRAM_RD_PRI_QUEUING 0x044d
#define regMMEA1_DRAM_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA1_DRAM_WR_PRI_QUEUING 0x044e
#define regMMEA1_DRAM_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA1_DRAM_RD_PRI_FIXED 0x044f
#define regMMEA1_DRAM_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA1_DRAM_WR_PRI_FIXED 0x0450
#define regMMEA1_DRAM_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA1_DRAM_RD_PRI_URGENCY 0x0451
#define regMMEA1_DRAM_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA1_DRAM_WR_PRI_URGENCY 0x0452
#define regMMEA1_DRAM_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA1_DRAM_RD_PRI_QUANT_PRI1 0x0453
#define regMMEA1_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA1_DRAM_RD_PRI_QUANT_PRI2 0x0454
#define regMMEA1_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA1_DRAM_RD_PRI_QUANT_PRI3 0x0455
#define regMMEA1_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA1_DRAM_WR_PRI_QUANT_PRI1 0x0456
#define regMMEA1_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA1_DRAM_WR_PRI_QUANT_PRI2 0x0457
#define regMMEA1_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA1_DRAM_WR_PRI_QUANT_PRI3 0x0458
#define regMMEA1_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA1_GMI_RD_CLI2GRP_MAP0 0x0459
#define regMMEA1_GMI_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA1_GMI_RD_CLI2GRP_MAP1 0x045a
#define regMMEA1_GMI_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA1_GMI_WR_CLI2GRP_MAP0 0x045b
#define regMMEA1_GMI_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA1_GMI_WR_CLI2GRP_MAP1 0x045c
#define regMMEA1_GMI_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA1_GMI_RD_GRP2VC_MAP 0x045d
#define regMMEA1_GMI_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA1_GMI_WR_GRP2VC_MAP 0x045e
#define regMMEA1_GMI_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA1_GMI_RD_LAZY 0x045f
#define regMMEA1_GMI_RD_LAZY_BASE_IDX 0
#define regMMEA1_GMI_WR_LAZY 0x0460
#define regMMEA1_GMI_WR_LAZY_BASE_IDX 0
#define regMMEA1_GMI_RD_CAM_CNTL 0x0461
#define regMMEA1_GMI_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA1_GMI_WR_CAM_CNTL 0x0462
#define regMMEA1_GMI_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA1_GMI_PAGE_BURST 0x0463
#define regMMEA1_GMI_PAGE_BURST_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_AGE 0x0464
#define regMMEA1_GMI_RD_PRI_AGE_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_AGE 0x0465
#define regMMEA1_GMI_WR_PRI_AGE_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_QUEUING 0x0466
#define regMMEA1_GMI_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_QUEUING 0x0467
#define regMMEA1_GMI_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_FIXED 0x0468
#define regMMEA1_GMI_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_FIXED 0x0469
#define regMMEA1_GMI_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_URGENCY 0x046a
#define regMMEA1_GMI_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_URGENCY 0x046b
#define regMMEA1_GMI_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_URGENCY_MASKING 0x046c
#define regMMEA1_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_URGENCY_MASKING 0x046d
#define regMMEA1_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_QUANT_PRI1 0x046e
#define regMMEA1_GMI_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_QUANT_PRI2 0x046f
#define regMMEA1_GMI_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA1_GMI_RD_PRI_QUANT_PRI3 0x0470
#define regMMEA1_GMI_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_QUANT_PRI1 0x0471
#define regMMEA1_GMI_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_QUANT_PRI2 0x0472
#define regMMEA1_GMI_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA1_GMI_WR_PRI_QUANT_PRI3 0x0473
#define regMMEA1_GMI_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA1_IO_RD_CLI2GRP_MAP0 0x0515
#define regMMEA1_IO_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA1_IO_RD_CLI2GRP_MAP1 0x0516
#define regMMEA1_IO_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA1_IO_WR_CLI2GRP_MAP0 0x0517
#define regMMEA1_IO_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA1_IO_WR_CLI2GRP_MAP1 0x0518
#define regMMEA1_IO_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA1_IO_RD_COMBINE_FLUSH 0x0519
#define regMMEA1_IO_RD_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA1_IO_WR_COMBINE_FLUSH 0x051a
#define regMMEA1_IO_WR_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA1_IO_GROUP_BURST 0x051b
#define regMMEA1_IO_GROUP_BURST_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_AGE 0x051c
#define regMMEA1_IO_RD_PRI_AGE_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_AGE 0x051d
#define regMMEA1_IO_WR_PRI_AGE_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_QUEUING 0x051e
#define regMMEA1_IO_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_QUEUING 0x051f
#define regMMEA1_IO_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_FIXED 0x0520
#define regMMEA1_IO_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_FIXED 0x0521
#define regMMEA1_IO_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_URGENCY 0x0522
#define regMMEA1_IO_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_URGENCY 0x0523
#define regMMEA1_IO_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_URGENCY_MASKING 0x0524
#define regMMEA1_IO_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_URGENCY_MASKING 0x0525
#define regMMEA1_IO_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_QUANT_PRI1 0x0526
#define regMMEA1_IO_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_QUANT_PRI2 0x0527
#define regMMEA1_IO_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA1_IO_RD_PRI_QUANT_PRI3 0x0528
#define regMMEA1_IO_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_QUANT_PRI1 0x0529
#define regMMEA1_IO_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_QUANT_PRI2 0x052a
#define regMMEA1_IO_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA1_IO_WR_PRI_QUANT_PRI3 0x052b
#define regMMEA1_IO_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA1_SDP_ARB_DRAM 0x052c
#define regMMEA1_SDP_ARB_DRAM_BASE_IDX 0
#define regMMEA1_SDP_ARB_GMI 0x052d
#define regMMEA1_SDP_ARB_GMI_BASE_IDX 0
#define regMMEA1_SDP_ARB_FINAL 0x052e
#define regMMEA1_SDP_ARB_FINAL_BASE_IDX 0
#define regMMEA1_SDP_DRAM_PRIORITY 0x052f
#define regMMEA1_SDP_DRAM_PRIORITY_BASE_IDX 0
#define regMMEA1_SDP_GMI_PRIORITY 0x0530
#define regMMEA1_SDP_GMI_PRIORITY_BASE_IDX 0
#define regMMEA1_SDP_IO_PRIORITY 0x0531
#define regMMEA1_SDP_IO_PRIORITY_BASE_IDX 0
#define regMMEA1_SDP_CREDITS 0x0532
#define regMMEA1_SDP_CREDITS_BASE_IDX 0
#define regMMEA1_SDP_TAG_RESERVE0 0x0533
#define regMMEA1_SDP_TAG_RESERVE0_BASE_IDX 0
#define regMMEA1_SDP_TAG_RESERVE1 0x0534
#define regMMEA1_SDP_TAG_RESERVE1_BASE_IDX 0
#define regMMEA1_SDP_VCC_RESERVE0 0x0535
#define regMMEA1_SDP_VCC_RESERVE0_BASE_IDX 0
#define regMMEA1_SDP_VCC_RESERVE1 0x0536
#define regMMEA1_SDP_VCC_RESERVE1_BASE_IDX 0
#define regMMEA1_SDP_VCD_RESERVE0 0x0537
#define regMMEA1_SDP_VCD_RESERVE0_BASE_IDX 0
#define regMMEA1_SDP_VCD_RESERVE1 0x0538
#define regMMEA1_SDP_VCD_RESERVE1_BASE_IDX 0
#define regMMEA1_SDP_REQ_CNTL 0x0539
#define regMMEA1_SDP_REQ_CNTL_BASE_IDX 0
#define regMMEA1_MISC 0x053a
#define regMMEA1_MISC_BASE_IDX 0
#define regMMEA1_LATENCY_SAMPLING 0x053b
#define regMMEA1_LATENCY_SAMPLING_BASE_IDX 0
#define regMMEA1_PERFCOUNTER_LO 0x053c
#define regMMEA1_PERFCOUNTER_LO_BASE_IDX 0
#define regMMEA1_PERFCOUNTER_HI 0x053d
#define regMMEA1_PERFCOUNTER_HI_BASE_IDX 0
#define regMMEA1_PERFCOUNTER0_CFG 0x053e
#define regMMEA1_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMEA1_PERFCOUNTER1_CFG 0x053f
#define regMMEA1_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMEA1_PERFCOUNTER_RSLT_CNTL 0x0540
#define regMMEA1_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regMMEA1_UE_ERR_STATUS_LO 0x0546
#define regMMEA1_UE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA1_UE_ERR_STATUS_HI 0x0547
#define regMMEA1_UE_ERR_STATUS_HI_BASE_IDX 0
#define regMMEA1_DSM_CNTL 0x0548
#define regMMEA1_DSM_CNTL_BASE_IDX 0
#define regMMEA1_DSM_CNTLA 0x0549
#define regMMEA1_DSM_CNTLA_BASE_IDX 0
#define regMMEA1_DSM_CNTLB 0x054a
#define regMMEA1_DSM_CNTLB_BASE_IDX 0
#define regMMEA1_DSM_CNTL2 0x054b
#define regMMEA1_DSM_CNTL2_BASE_IDX 0
#define regMMEA1_DSM_CNTL2A 0x054c
#define regMMEA1_DSM_CNTL2A_BASE_IDX 0
#define regMMEA1_DSM_CNTL2B 0x054d
#define regMMEA1_DSM_CNTL2B_BASE_IDX 0
#define regMMEA1_CGTT_CLK_CTRL 0x054f
#define regMMEA1_CGTT_CLK_CTRL_BASE_IDX 0
#define regMMEA1_EDC_MODE 0x0550
#define regMMEA1_EDC_MODE_BASE_IDX 0
#define regMMEA1_ERR_STATUS 0x0551
#define regMMEA1_ERR_STATUS_BASE_IDX 0
#define regMMEA1_MISC2 0x0552
#define regMMEA1_MISC2_BASE_IDX 0
#define regMMEA1_CE_ERR_STATUS_LO 0x0554
#define regMMEA1_CE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA1_MISC_AON 0x0555
#define regMMEA1_MISC_AON_BASE_IDX 0
#define regMMEA1_CE_ERR_STATUS_HI 0x0556
#define regMMEA1_CE_ERR_STATUS_HI_BASE_IDX 0
// addressBlock: aid_mmhub_ea_mmeadec2
// base address: 0x61600
#define regMMEA2_DRAM_RD_CLI2GRP_MAP0 0x0580
#define regMMEA2_DRAM_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA2_DRAM_RD_CLI2GRP_MAP1 0x0581
#define regMMEA2_DRAM_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA2_DRAM_WR_CLI2GRP_MAP0 0x0582
#define regMMEA2_DRAM_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA2_DRAM_WR_CLI2GRP_MAP1 0x0583
#define regMMEA2_DRAM_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA2_DRAM_RD_GRP2VC_MAP 0x0584
#define regMMEA2_DRAM_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA2_DRAM_WR_GRP2VC_MAP 0x0585
#define regMMEA2_DRAM_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA2_DRAM_RD_LAZY 0x0586
#define regMMEA2_DRAM_RD_LAZY_BASE_IDX 0
#define regMMEA2_DRAM_WR_LAZY 0x0587
#define regMMEA2_DRAM_WR_LAZY_BASE_IDX 0
#define regMMEA2_DRAM_RD_CAM_CNTL 0x0588
#define regMMEA2_DRAM_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA2_DRAM_WR_CAM_CNTL 0x0589
#define regMMEA2_DRAM_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA2_DRAM_PAGE_BURST 0x058a
#define regMMEA2_DRAM_PAGE_BURST_BASE_IDX 0
#define regMMEA2_DRAM_RD_PRI_AGE 0x058b
#define regMMEA2_DRAM_RD_PRI_AGE_BASE_IDX 0
#define regMMEA2_DRAM_WR_PRI_AGE 0x058c
#define regMMEA2_DRAM_WR_PRI_AGE_BASE_IDX 0
#define regMMEA2_DRAM_RD_PRI_QUEUING 0x058d
#define regMMEA2_DRAM_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA2_DRAM_WR_PRI_QUEUING 0x058e
#define regMMEA2_DRAM_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA2_DRAM_RD_PRI_FIXED 0x058f
#define regMMEA2_DRAM_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA2_DRAM_WR_PRI_FIXED 0x0590
#define regMMEA2_DRAM_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA2_DRAM_RD_PRI_URGENCY 0x0591
#define regMMEA2_DRAM_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA2_DRAM_WR_PRI_URGENCY 0x0592
#define regMMEA2_DRAM_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA2_DRAM_RD_PRI_QUANT_PRI1 0x0593
#define regMMEA2_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA2_DRAM_RD_PRI_QUANT_PRI2 0x0594
#define regMMEA2_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA2_DRAM_RD_PRI_QUANT_PRI3 0x0595
#define regMMEA2_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA2_DRAM_WR_PRI_QUANT_PRI1 0x0596
#define regMMEA2_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA2_DRAM_WR_PRI_QUANT_PRI2 0x0597
#define regMMEA2_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA2_DRAM_WR_PRI_QUANT_PRI3 0x0598
#define regMMEA2_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA2_GMI_RD_CLI2GRP_MAP0 0x0599
#define regMMEA2_GMI_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA2_GMI_RD_CLI2GRP_MAP1 0x059a
#define regMMEA2_GMI_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA2_GMI_WR_CLI2GRP_MAP0 0x059b
#define regMMEA2_GMI_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA2_GMI_WR_CLI2GRP_MAP1 0x059c
#define regMMEA2_GMI_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA2_GMI_RD_GRP2VC_MAP 0x059d
#define regMMEA2_GMI_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA2_GMI_WR_GRP2VC_MAP 0x059e
#define regMMEA2_GMI_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA2_GMI_RD_LAZY 0x059f
#define regMMEA2_GMI_RD_LAZY_BASE_IDX 0
#define regMMEA2_GMI_WR_LAZY 0x05a0
#define regMMEA2_GMI_WR_LAZY_BASE_IDX 0
#define regMMEA2_GMI_RD_CAM_CNTL 0x05a1
#define regMMEA2_GMI_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA2_GMI_WR_CAM_CNTL 0x05a2
#define regMMEA2_GMI_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA2_GMI_PAGE_BURST 0x05a3
#define regMMEA2_GMI_PAGE_BURST_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_AGE 0x05a4
#define regMMEA2_GMI_RD_PRI_AGE_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_AGE 0x05a5
#define regMMEA2_GMI_WR_PRI_AGE_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_QUEUING 0x05a6
#define regMMEA2_GMI_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_QUEUING 0x05a7
#define regMMEA2_GMI_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_FIXED 0x05a8
#define regMMEA2_GMI_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_FIXED 0x05a9
#define regMMEA2_GMI_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_URGENCY 0x05aa
#define regMMEA2_GMI_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_URGENCY 0x05ab
#define regMMEA2_GMI_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_URGENCY_MASKING 0x05ac
#define regMMEA2_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_URGENCY_MASKING 0x05ad
#define regMMEA2_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_QUANT_PRI1 0x05ae
#define regMMEA2_GMI_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_QUANT_PRI2 0x05af
#define regMMEA2_GMI_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA2_GMI_RD_PRI_QUANT_PRI3 0x05b0
#define regMMEA2_GMI_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_QUANT_PRI1 0x05b1
#define regMMEA2_GMI_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_QUANT_PRI2 0x05b2
#define regMMEA2_GMI_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA2_GMI_WR_PRI_QUANT_PRI3 0x05b3
#define regMMEA2_GMI_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA2_IO_RD_CLI2GRP_MAP0 0x0655
#define regMMEA2_IO_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA2_IO_RD_CLI2GRP_MAP1 0x0656
#define regMMEA2_IO_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA2_IO_WR_CLI2GRP_MAP0 0x0657
#define regMMEA2_IO_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA2_IO_WR_CLI2GRP_MAP1 0x0658
#define regMMEA2_IO_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA2_IO_RD_COMBINE_FLUSH 0x0659
#define regMMEA2_IO_RD_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA2_IO_WR_COMBINE_FLUSH 0x065a
#define regMMEA2_IO_WR_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA2_IO_GROUP_BURST 0x065b
#define regMMEA2_IO_GROUP_BURST_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_AGE 0x065c
#define regMMEA2_IO_RD_PRI_AGE_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_AGE 0x065d
#define regMMEA2_IO_WR_PRI_AGE_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_QUEUING 0x065e
#define regMMEA2_IO_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_QUEUING 0x065f
#define regMMEA2_IO_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_FIXED 0x0660
#define regMMEA2_IO_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_FIXED 0x0661
#define regMMEA2_IO_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_URGENCY 0x0662
#define regMMEA2_IO_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_URGENCY 0x0663
#define regMMEA2_IO_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_URGENCY_MASKING 0x0664
#define regMMEA2_IO_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_URGENCY_MASKING 0x0665
#define regMMEA2_IO_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_QUANT_PRI1 0x0666
#define regMMEA2_IO_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_QUANT_PRI2 0x0667
#define regMMEA2_IO_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA2_IO_RD_PRI_QUANT_PRI3 0x0668
#define regMMEA2_IO_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_QUANT_PRI1 0x0669
#define regMMEA2_IO_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_QUANT_PRI2 0x066a
#define regMMEA2_IO_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA2_IO_WR_PRI_QUANT_PRI3 0x066b
#define regMMEA2_IO_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA2_SDP_ARB_DRAM 0x066c
#define regMMEA2_SDP_ARB_DRAM_BASE_IDX 0
#define regMMEA2_SDP_ARB_GMI 0x066d
#define regMMEA2_SDP_ARB_GMI_BASE_IDX 0
#define regMMEA2_SDP_ARB_FINAL 0x066e
#define regMMEA2_SDP_ARB_FINAL_BASE_IDX 0
#define regMMEA2_SDP_DRAM_PRIORITY 0x066f
#define regMMEA2_SDP_DRAM_PRIORITY_BASE_IDX 0
#define regMMEA2_SDP_GMI_PRIORITY 0x0670
#define regMMEA2_SDP_GMI_PRIORITY_BASE_IDX 0
#define regMMEA2_SDP_IO_PRIORITY 0x0671
#define regMMEA2_SDP_IO_PRIORITY_BASE_IDX 0
#define regMMEA2_SDP_CREDITS 0x0672
#define regMMEA2_SDP_CREDITS_BASE_IDX 0
#define regMMEA2_SDP_TAG_RESERVE0 0x0673
#define regMMEA2_SDP_TAG_RESERVE0_BASE_IDX 0
#define regMMEA2_SDP_TAG_RESERVE1 0x0674
#define regMMEA2_SDP_TAG_RESERVE1_BASE_IDX 0
#define regMMEA2_SDP_VCC_RESERVE0 0x0675
#define regMMEA2_SDP_VCC_RESERVE0_BASE_IDX 0
#define regMMEA2_SDP_VCC_RESERVE1 0x0676
#define regMMEA2_SDP_VCC_RESERVE1_BASE_IDX 0
#define regMMEA2_SDP_VCD_RESERVE0 0x0677
#define regMMEA2_SDP_VCD_RESERVE0_BASE_IDX 0
#define regMMEA2_SDP_VCD_RESERVE1 0x0678
#define regMMEA2_SDP_VCD_RESERVE1_BASE_IDX 0
#define regMMEA2_SDP_REQ_CNTL 0x0679
#define regMMEA2_SDP_REQ_CNTL_BASE_IDX 0
#define regMMEA2_MISC 0x067a
#define regMMEA2_MISC_BASE_IDX 0
#define regMMEA2_LATENCY_SAMPLING 0x067b
#define regMMEA2_LATENCY_SAMPLING_BASE_IDX 0
#define regMMEA2_PERFCOUNTER_LO 0x067c
#define regMMEA2_PERFCOUNTER_LO_BASE_IDX 0
#define regMMEA2_PERFCOUNTER_HI 0x067d
#define regMMEA2_PERFCOUNTER_HI_BASE_IDX 0
#define regMMEA2_PERFCOUNTER0_CFG 0x067e
#define regMMEA2_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMEA2_PERFCOUNTER1_CFG 0x067f
#define regMMEA2_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMEA2_PERFCOUNTER_RSLT_CNTL 0x0680
#define regMMEA2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regMMEA2_UE_ERR_STATUS_LO 0x0686
#define regMMEA2_UE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA2_UE_ERR_STATUS_HI 0x0687
#define regMMEA2_UE_ERR_STATUS_HI_BASE_IDX 0
#define regMMEA2_DSM_CNTL 0x0688
#define regMMEA2_DSM_CNTL_BASE_IDX 0
#define regMMEA2_DSM_CNTLA 0x0689
#define regMMEA2_DSM_CNTLA_BASE_IDX 0
#define regMMEA2_DSM_CNTLB 0x068a
#define regMMEA2_DSM_CNTLB_BASE_IDX 0
#define regMMEA2_DSM_CNTL2 0x068b
#define regMMEA2_DSM_CNTL2_BASE_IDX 0
#define regMMEA2_DSM_CNTL2A 0x068c
#define regMMEA2_DSM_CNTL2A_BASE_IDX 0
#define regMMEA2_DSM_CNTL2B 0x068d
#define regMMEA2_DSM_CNTL2B_BASE_IDX 0
#define regMMEA2_CGTT_CLK_CTRL 0x068f
#define regMMEA2_CGTT_CLK_CTRL_BASE_IDX 0
#define regMMEA2_EDC_MODE 0x0690
#define regMMEA2_EDC_MODE_BASE_IDX 0
#define regMMEA2_ERR_STATUS 0x0691
#define regMMEA2_ERR_STATUS_BASE_IDX 0
#define regMMEA2_MISC2 0x0692
#define regMMEA2_MISC2_BASE_IDX 0
#define regMMEA2_CE_ERR_STATUS_LO 0x0694
#define regMMEA2_CE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA2_MISC_AON 0x0695
#define regMMEA2_MISC_AON_BASE_IDX 0
#define regMMEA2_CE_ERR_STATUS_HI 0x0696
#define regMMEA2_CE_ERR_STATUS_HI_BASE_IDX 0
// addressBlock: aid_mmhub_ea_mmeadec3
// base address: 0x61b00
#define regMMEA3_DRAM_RD_CLI2GRP_MAP0 0x06c0
#define regMMEA3_DRAM_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA3_DRAM_RD_CLI2GRP_MAP1 0x06c1
#define regMMEA3_DRAM_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA3_DRAM_WR_CLI2GRP_MAP0 0x06c2
#define regMMEA3_DRAM_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA3_DRAM_WR_CLI2GRP_MAP1 0x06c3
#define regMMEA3_DRAM_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA3_DRAM_RD_GRP2VC_MAP 0x06c4
#define regMMEA3_DRAM_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA3_DRAM_WR_GRP2VC_MAP 0x06c5
#define regMMEA3_DRAM_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA3_DRAM_RD_LAZY 0x06c6
#define regMMEA3_DRAM_RD_LAZY_BASE_IDX 0
#define regMMEA3_DRAM_WR_LAZY 0x06c7
#define regMMEA3_DRAM_WR_LAZY_BASE_IDX 0
#define regMMEA3_DRAM_RD_CAM_CNTL 0x06c8
#define regMMEA3_DRAM_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA3_DRAM_WR_CAM_CNTL 0x06c9
#define regMMEA3_DRAM_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA3_DRAM_PAGE_BURST 0x06ca
#define regMMEA3_DRAM_PAGE_BURST_BASE_IDX 0
#define regMMEA3_DRAM_RD_PRI_AGE 0x06cb
#define regMMEA3_DRAM_RD_PRI_AGE_BASE_IDX 0
#define regMMEA3_DRAM_WR_PRI_AGE 0x06cc
#define regMMEA3_DRAM_WR_PRI_AGE_BASE_IDX 0
#define regMMEA3_DRAM_RD_PRI_QUEUING 0x06cd
#define regMMEA3_DRAM_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA3_DRAM_WR_PRI_QUEUING 0x06ce
#define regMMEA3_DRAM_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA3_DRAM_RD_PRI_FIXED 0x06cf
#define regMMEA3_DRAM_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA3_DRAM_WR_PRI_FIXED 0x06d0
#define regMMEA3_DRAM_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA3_DRAM_RD_PRI_URGENCY 0x06d1
#define regMMEA3_DRAM_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA3_DRAM_WR_PRI_URGENCY 0x06d2
#define regMMEA3_DRAM_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA3_DRAM_RD_PRI_QUANT_PRI1 0x06d3
#define regMMEA3_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA3_DRAM_RD_PRI_QUANT_PRI2 0x06d4
#define regMMEA3_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA3_DRAM_RD_PRI_QUANT_PRI3 0x06d5
#define regMMEA3_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA3_DRAM_WR_PRI_QUANT_PRI1 0x06d6
#define regMMEA3_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA3_DRAM_WR_PRI_QUANT_PRI2 0x06d7
#define regMMEA3_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA3_DRAM_WR_PRI_QUANT_PRI3 0x06d8
#define regMMEA3_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA3_GMI_RD_CLI2GRP_MAP0 0x06d9
#define regMMEA3_GMI_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA3_GMI_RD_CLI2GRP_MAP1 0x06da
#define regMMEA3_GMI_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA3_GMI_WR_CLI2GRP_MAP0 0x06db
#define regMMEA3_GMI_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA3_GMI_WR_CLI2GRP_MAP1 0x06dc
#define regMMEA3_GMI_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA3_GMI_RD_GRP2VC_MAP 0x06dd
#define regMMEA3_GMI_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA3_GMI_WR_GRP2VC_MAP 0x06de
#define regMMEA3_GMI_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA3_GMI_RD_LAZY 0x06df
#define regMMEA3_GMI_RD_LAZY_BASE_IDX 0
#define regMMEA3_GMI_WR_LAZY 0x06e0
#define regMMEA3_GMI_WR_LAZY_BASE_IDX 0
#define regMMEA3_GMI_RD_CAM_CNTL 0x06e1
#define regMMEA3_GMI_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA3_GMI_WR_CAM_CNTL 0x06e2
#define regMMEA3_GMI_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA3_GMI_PAGE_BURST 0x06e3
#define regMMEA3_GMI_PAGE_BURST_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_AGE 0x06e4
#define regMMEA3_GMI_RD_PRI_AGE_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_AGE 0x06e5
#define regMMEA3_GMI_WR_PRI_AGE_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_QUEUING 0x06e6
#define regMMEA3_GMI_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_QUEUING 0x06e7
#define regMMEA3_GMI_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_FIXED 0x06e8
#define regMMEA3_GMI_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_FIXED 0x06e9
#define regMMEA3_GMI_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_URGENCY 0x06ea
#define regMMEA3_GMI_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_URGENCY 0x06eb
#define regMMEA3_GMI_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_URGENCY_MASKING 0x06ec
#define regMMEA3_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_URGENCY_MASKING 0x06ed
#define regMMEA3_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_QUANT_PRI1 0x06ee
#define regMMEA3_GMI_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_QUANT_PRI2 0x06ef
#define regMMEA3_GMI_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA3_GMI_RD_PRI_QUANT_PRI3 0x06f0
#define regMMEA3_GMI_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_QUANT_PRI1 0x06f1
#define regMMEA3_GMI_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_QUANT_PRI2 0x06f2
#define regMMEA3_GMI_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA3_GMI_WR_PRI_QUANT_PRI3 0x06f3
#define regMMEA3_GMI_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA3_IO_RD_CLI2GRP_MAP0 0x0795
#define regMMEA3_IO_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA3_IO_RD_CLI2GRP_MAP1 0x0796
#define regMMEA3_IO_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA3_IO_WR_CLI2GRP_MAP0 0x0797
#define regMMEA3_IO_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA3_IO_WR_CLI2GRP_MAP1 0x0798
#define regMMEA3_IO_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA3_IO_RD_COMBINE_FLUSH 0x0799
#define regMMEA3_IO_RD_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA3_IO_WR_COMBINE_FLUSH 0x079a
#define regMMEA3_IO_WR_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA3_IO_GROUP_BURST 0x079b
#define regMMEA3_IO_GROUP_BURST_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_AGE 0x079c
#define regMMEA3_IO_RD_PRI_AGE_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_AGE 0x079d
#define regMMEA3_IO_WR_PRI_AGE_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_QUEUING 0x079e
#define regMMEA3_IO_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_QUEUING 0x079f
#define regMMEA3_IO_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_FIXED 0x07a0
#define regMMEA3_IO_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_FIXED 0x07a1
#define regMMEA3_IO_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_URGENCY 0x07a2
#define regMMEA3_IO_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_URGENCY 0x07a3
#define regMMEA3_IO_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_URGENCY_MASKING 0x07a4
#define regMMEA3_IO_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_URGENCY_MASKING 0x07a5
#define regMMEA3_IO_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_QUANT_PRI1 0x07a6
#define regMMEA3_IO_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_QUANT_PRI2 0x07a7
#define regMMEA3_IO_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA3_IO_RD_PRI_QUANT_PRI3 0x07a8
#define regMMEA3_IO_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_QUANT_PRI1 0x07a9
#define regMMEA3_IO_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_QUANT_PRI2 0x07aa
#define regMMEA3_IO_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA3_IO_WR_PRI_QUANT_PRI3 0x07ab
#define regMMEA3_IO_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA3_SDP_ARB_DRAM 0x07ac
#define regMMEA3_SDP_ARB_DRAM_BASE_IDX 0
#define regMMEA3_SDP_ARB_GMI 0x07ad
#define regMMEA3_SDP_ARB_GMI_BASE_IDX 0
#define regMMEA3_SDP_ARB_FINAL 0x07ae
#define regMMEA3_SDP_ARB_FINAL_BASE_IDX 0
#define regMMEA3_SDP_DRAM_PRIORITY 0x07af
#define regMMEA3_SDP_DRAM_PRIORITY_BASE_IDX 0
#define regMMEA3_SDP_GMI_PRIORITY 0x07b0
#define regMMEA3_SDP_GMI_PRIORITY_BASE_IDX 0
#define regMMEA3_SDP_IO_PRIORITY 0x07b1
#define regMMEA3_SDP_IO_PRIORITY_BASE_IDX 0
#define regMMEA3_SDP_CREDITS 0x07b2
#define regMMEA3_SDP_CREDITS_BASE_IDX 0
#define regMMEA3_SDP_TAG_RESERVE0 0x07b3
#define regMMEA3_SDP_TAG_RESERVE0_BASE_IDX 0
#define regMMEA3_SDP_TAG_RESERVE1 0x07b4
#define regMMEA3_SDP_TAG_RESERVE1_BASE_IDX 0
#define regMMEA3_SDP_VCC_RESERVE0 0x07b5
#define regMMEA3_SDP_VCC_RESERVE0_BASE_IDX 0
#define regMMEA3_SDP_VCC_RESERVE1 0x07b6
#define regMMEA3_SDP_VCC_RESERVE1_BASE_IDX 0
#define regMMEA3_SDP_VCD_RESERVE0 0x07b7
#define regMMEA3_SDP_VCD_RESERVE0_BASE_IDX 0
#define regMMEA3_SDP_VCD_RESERVE1 0x07b8
#define regMMEA3_SDP_VCD_RESERVE1_BASE_IDX 0
#define regMMEA3_SDP_REQ_CNTL 0x07b9
#define regMMEA3_SDP_REQ_CNTL_BASE_IDX 0
#define regMMEA3_MISC 0x07ba
#define regMMEA3_MISC_BASE_IDX 0
#define regMMEA3_LATENCY_SAMPLING 0x07bb
#define regMMEA3_LATENCY_SAMPLING_BASE_IDX 0
#define regMMEA3_PERFCOUNTER_LO 0x07bc
#define regMMEA3_PERFCOUNTER_LO_BASE_IDX 0
#define regMMEA3_PERFCOUNTER_HI 0x07bd
#define regMMEA3_PERFCOUNTER_HI_BASE_IDX 0
#define regMMEA3_PERFCOUNTER0_CFG 0x07be
#define regMMEA3_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMEA3_PERFCOUNTER1_CFG 0x07bf
#define regMMEA3_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMEA3_PERFCOUNTER_RSLT_CNTL 0x07c0
#define regMMEA3_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regMMEA3_UE_ERR_STATUS_LO 0x07c6
#define regMMEA3_UE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA3_UE_ERR_STATUS_HI 0x07c7
#define regMMEA3_UE_ERR_STATUS_HI_BASE_IDX 0
#define regMMEA3_DSM_CNTL 0x07c8
#define regMMEA3_DSM_CNTL_BASE_IDX 0
#define regMMEA3_DSM_CNTLA 0x07c9
#define regMMEA3_DSM_CNTLA_BASE_IDX 0
#define regMMEA3_DSM_CNTLB 0x07ca
#define regMMEA3_DSM_CNTLB_BASE_IDX 0
#define regMMEA3_DSM_CNTL2 0x07cb
#define regMMEA3_DSM_CNTL2_BASE_IDX 0
#define regMMEA3_DSM_CNTL2A 0x07cc
#define regMMEA3_DSM_CNTL2A_BASE_IDX 0
#define regMMEA3_DSM_CNTL2B 0x07cd
#define regMMEA3_DSM_CNTL2B_BASE_IDX 0
#define regMMEA3_CGTT_CLK_CTRL 0x07cf
#define regMMEA3_CGTT_CLK_CTRL_BASE_IDX 0
#define regMMEA3_EDC_MODE 0x07d0
#define regMMEA3_EDC_MODE_BASE_IDX 0
#define regMMEA3_ERR_STATUS 0x07d1
#define regMMEA3_ERR_STATUS_BASE_IDX 0
#define regMMEA3_MISC2 0x07d2
#define regMMEA3_MISC2_BASE_IDX 0
#define regMMEA3_CE_ERR_STATUS_LO 0x07d4
#define regMMEA3_CE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA3_MISC_AON 0x07d5
#define regMMEA3_MISC_AON_BASE_IDX 0
#define regMMEA3_CE_ERR_STATUS_HI 0x07d6
#define regMMEA3_CE_ERR_STATUS_HI_BASE_IDX 0
// addressBlock: aid_mmhub_ea_mmeadec4
// base address: 0x62000
#define regMMEA4_DRAM_RD_CLI2GRP_MAP0 0x0800
#define regMMEA4_DRAM_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA4_DRAM_RD_CLI2GRP_MAP1 0x0801
#define regMMEA4_DRAM_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA4_DRAM_WR_CLI2GRP_MAP0 0x0802
#define regMMEA4_DRAM_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA4_DRAM_WR_CLI2GRP_MAP1 0x0803
#define regMMEA4_DRAM_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA4_DRAM_RD_GRP2VC_MAP 0x0804
#define regMMEA4_DRAM_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA4_DRAM_WR_GRP2VC_MAP 0x0805
#define regMMEA4_DRAM_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA4_DRAM_RD_LAZY 0x0806
#define regMMEA4_DRAM_RD_LAZY_BASE_IDX 0
#define regMMEA4_DRAM_WR_LAZY 0x0807
#define regMMEA4_DRAM_WR_LAZY_BASE_IDX 0
#define regMMEA4_DRAM_RD_CAM_CNTL 0x0808
#define regMMEA4_DRAM_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA4_DRAM_WR_CAM_CNTL 0x0809
#define regMMEA4_DRAM_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA4_DRAM_PAGE_BURST 0x080a
#define regMMEA4_DRAM_PAGE_BURST_BASE_IDX 0
#define regMMEA4_DRAM_RD_PRI_AGE 0x080b
#define regMMEA4_DRAM_RD_PRI_AGE_BASE_IDX 0
#define regMMEA4_DRAM_WR_PRI_AGE 0x080c
#define regMMEA4_DRAM_WR_PRI_AGE_BASE_IDX 0
#define regMMEA4_DRAM_RD_PRI_QUEUING 0x080d
#define regMMEA4_DRAM_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA4_DRAM_WR_PRI_QUEUING 0x080e
#define regMMEA4_DRAM_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA4_DRAM_RD_PRI_FIXED 0x080f
#define regMMEA4_DRAM_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA4_DRAM_WR_PRI_FIXED 0x0810
#define regMMEA4_DRAM_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA4_DRAM_RD_PRI_URGENCY 0x0811
#define regMMEA4_DRAM_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA4_DRAM_WR_PRI_URGENCY 0x0812
#define regMMEA4_DRAM_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA4_DRAM_RD_PRI_QUANT_PRI1 0x0813
#define regMMEA4_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA4_DRAM_RD_PRI_QUANT_PRI2 0x0814
#define regMMEA4_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA4_DRAM_RD_PRI_QUANT_PRI3 0x0815
#define regMMEA4_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA4_DRAM_WR_PRI_QUANT_PRI1 0x0816
#define regMMEA4_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA4_DRAM_WR_PRI_QUANT_PRI2 0x0817
#define regMMEA4_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA4_DRAM_WR_PRI_QUANT_PRI3 0x0818
#define regMMEA4_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA4_GMI_RD_CLI2GRP_MAP0 0x0819
#define regMMEA4_GMI_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA4_GMI_RD_CLI2GRP_MAP1 0x081a
#define regMMEA4_GMI_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA4_GMI_WR_CLI2GRP_MAP0 0x081b
#define regMMEA4_GMI_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA4_GMI_WR_CLI2GRP_MAP1 0x081c
#define regMMEA4_GMI_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA4_GMI_RD_GRP2VC_MAP 0x081d
#define regMMEA4_GMI_RD_GRP2VC_MAP_BASE_IDX 0
#define regMMEA4_GMI_WR_GRP2VC_MAP 0x081e
#define regMMEA4_GMI_WR_GRP2VC_MAP_BASE_IDX 0
#define regMMEA4_GMI_RD_LAZY 0x081f
#define regMMEA4_GMI_RD_LAZY_BASE_IDX 0
#define regMMEA4_GMI_WR_LAZY 0x0820
#define regMMEA4_GMI_WR_LAZY_BASE_IDX 0
#define regMMEA4_GMI_RD_CAM_CNTL 0x0821
#define regMMEA4_GMI_RD_CAM_CNTL_BASE_IDX 0
#define regMMEA4_GMI_WR_CAM_CNTL 0x0822
#define regMMEA4_GMI_WR_CAM_CNTL_BASE_IDX 0
#define regMMEA4_GMI_PAGE_BURST 0x0823
#define regMMEA4_GMI_PAGE_BURST_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_AGE 0x0824
#define regMMEA4_GMI_RD_PRI_AGE_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_AGE 0x0825
#define regMMEA4_GMI_WR_PRI_AGE_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_QUEUING 0x0826
#define regMMEA4_GMI_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_QUEUING 0x0827
#define regMMEA4_GMI_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_FIXED 0x0828
#define regMMEA4_GMI_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_FIXED 0x0829
#define regMMEA4_GMI_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_URGENCY 0x082a
#define regMMEA4_GMI_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_URGENCY 0x082b
#define regMMEA4_GMI_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_URGENCY_MASKING 0x082c
#define regMMEA4_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_URGENCY_MASKING 0x082d
#define regMMEA4_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_QUANT_PRI1 0x082e
#define regMMEA4_GMI_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_QUANT_PRI2 0x082f
#define regMMEA4_GMI_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA4_GMI_RD_PRI_QUANT_PRI3 0x0830
#define regMMEA4_GMI_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_QUANT_PRI1 0x0831
#define regMMEA4_GMI_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_QUANT_PRI2 0x0832
#define regMMEA4_GMI_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA4_GMI_WR_PRI_QUANT_PRI3 0x0833
#define regMMEA4_GMI_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA4_IO_RD_CLI2GRP_MAP0 0x08d5
#define regMMEA4_IO_RD_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA4_IO_RD_CLI2GRP_MAP1 0x08d6
#define regMMEA4_IO_RD_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA4_IO_WR_CLI2GRP_MAP0 0x08d7
#define regMMEA4_IO_WR_CLI2GRP_MAP0_BASE_IDX 0
#define regMMEA4_IO_WR_CLI2GRP_MAP1 0x08d8
#define regMMEA4_IO_WR_CLI2GRP_MAP1_BASE_IDX 0
#define regMMEA4_IO_RD_COMBINE_FLUSH 0x08d9
#define regMMEA4_IO_RD_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA4_IO_WR_COMBINE_FLUSH 0x08da
#define regMMEA4_IO_WR_COMBINE_FLUSH_BASE_IDX 0
#define regMMEA4_IO_GROUP_BURST 0x08db
#define regMMEA4_IO_GROUP_BURST_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_AGE 0x08dc
#define regMMEA4_IO_RD_PRI_AGE_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_AGE 0x08dd
#define regMMEA4_IO_WR_PRI_AGE_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_QUEUING 0x08de
#define regMMEA4_IO_RD_PRI_QUEUING_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_QUEUING 0x08df
#define regMMEA4_IO_WR_PRI_QUEUING_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_FIXED 0x08e0
#define regMMEA4_IO_RD_PRI_FIXED_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_FIXED 0x08e1
#define regMMEA4_IO_WR_PRI_FIXED_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_URGENCY 0x08e2
#define regMMEA4_IO_RD_PRI_URGENCY_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_URGENCY 0x08e3
#define regMMEA4_IO_WR_PRI_URGENCY_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_URGENCY_MASKING 0x08e4
#define regMMEA4_IO_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_URGENCY_MASKING 0x08e5
#define regMMEA4_IO_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_QUANT_PRI1 0x08e6
#define regMMEA4_IO_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_QUANT_PRI2 0x08e7
#define regMMEA4_IO_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA4_IO_RD_PRI_QUANT_PRI3 0x08e8
#define regMMEA4_IO_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_QUANT_PRI1 0x08e9
#define regMMEA4_IO_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_QUANT_PRI2 0x08ea
#define regMMEA4_IO_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define regMMEA4_IO_WR_PRI_QUANT_PRI3 0x08eb
#define regMMEA4_IO_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define regMMEA4_SDP_ARB_DRAM 0x08ec
#define regMMEA4_SDP_ARB_DRAM_BASE_IDX 0
#define regMMEA4_SDP_ARB_GMI 0x08ed
#define regMMEA4_SDP_ARB_GMI_BASE_IDX 0
#define regMMEA4_SDP_ARB_FINAL 0x08ee
#define regMMEA4_SDP_ARB_FINAL_BASE_IDX 0
#define regMMEA4_SDP_DRAM_PRIORITY 0x08ef
#define regMMEA4_SDP_DRAM_PRIORITY_BASE_IDX 0
#define regMMEA4_SDP_GMI_PRIORITY 0x08f0
#define regMMEA4_SDP_GMI_PRIORITY_BASE_IDX 0
#define regMMEA4_SDP_IO_PRIORITY 0x08f1
#define regMMEA4_SDP_IO_PRIORITY_BASE_IDX 0
#define regMMEA4_SDP_CREDITS 0x08f2
#define regMMEA4_SDP_CREDITS_BASE_IDX 0
#define regMMEA4_SDP_TAG_RESERVE0 0x08f3
#define regMMEA4_SDP_TAG_RESERVE0_BASE_IDX 0
#define regMMEA4_SDP_TAG_RESERVE1 0x08f4
#define regMMEA4_SDP_TAG_RESERVE1_BASE_IDX 0
#define regMMEA4_SDP_VCC_RESERVE0 0x08f5
#define regMMEA4_SDP_VCC_RESERVE0_BASE_IDX 0
#define regMMEA4_SDP_VCC_RESERVE1 0x08f6
#define regMMEA4_SDP_VCC_RESERVE1_BASE_IDX 0
#define regMMEA4_SDP_VCD_RESERVE0 0x08f7
#define regMMEA4_SDP_VCD_RESERVE0_BASE_IDX 0
#define regMMEA4_SDP_VCD_RESERVE1 0x08f8
#define regMMEA4_SDP_VCD_RESERVE1_BASE_IDX 0
#define regMMEA4_SDP_REQ_CNTL 0x08f9
#define regMMEA4_SDP_REQ_CNTL_BASE_IDX 0
#define regMMEA4_MISC 0x08fa
#define regMMEA4_MISC_BASE_IDX 0
#define regMMEA4_LATENCY_SAMPLING 0x08fb
#define regMMEA4_LATENCY_SAMPLING_BASE_IDX 0
#define regMMEA4_PERFCOUNTER_LO 0x08fc
#define regMMEA4_PERFCOUNTER_LO_BASE_IDX 0
#define regMMEA4_PERFCOUNTER_HI 0x08fd
#define regMMEA4_PERFCOUNTER_HI_BASE_IDX 0
#define regMMEA4_PERFCOUNTER0_CFG 0x08fe
#define regMMEA4_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMEA4_PERFCOUNTER1_CFG 0x08ff
#define regMMEA4_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMEA4_PERFCOUNTER_RSLT_CNTL 0x0900
#define regMMEA4_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regMMEA4_UE_ERR_STATUS_LO 0x0906
#define regMMEA4_UE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA4_UE_ERR_STATUS_HI 0x0907
#define regMMEA4_UE_ERR_STATUS_HI_BASE_IDX 0
#define regMMEA4_DSM_CNTL 0x0908
#define regMMEA4_DSM_CNTL_BASE_IDX 0
#define regMMEA4_DSM_CNTLA 0x0909
#define regMMEA4_DSM_CNTLA_BASE_IDX 0
#define regMMEA4_DSM_CNTLB 0x090a
#define regMMEA4_DSM_CNTLB_BASE_IDX 0
#define regMMEA4_DSM_CNTL2 0x090b
#define regMMEA4_DSM_CNTL2_BASE_IDX 0
#define regMMEA4_DSM_CNTL2A 0x090c
#define regMMEA4_DSM_CNTL2A_BASE_IDX 0
#define regMMEA4_DSM_CNTL2B 0x090d
#define regMMEA4_DSM_CNTL2B_BASE_IDX 0
#define regMMEA4_CGTT_CLK_CTRL 0x090f
#define regMMEA4_CGTT_CLK_CTRL_BASE_IDX 0
#define regMMEA4_EDC_MODE 0x0910
#define regMMEA4_EDC_MODE_BASE_IDX 0
#define regMMEA4_ERR_STATUS 0x0911
#define regMMEA4_ERR_STATUS_BASE_IDX 0
#define regMMEA4_MISC2 0x0912
#define regMMEA4_MISC2_BASE_IDX 0
#define regMMEA4_CE_ERR_STATUS_LO 0x0914
#define regMMEA4_CE_ERR_STATUS_LO_BASE_IDX 0
#define regMMEA4_MISC_AON 0x0915
#define regMMEA4_MISC_AON_BASE_IDX 0
#define regMMEA4_CE_ERR_STATUS_HI 0x0916
#define regMMEA4_CE_ERR_STATUS_HI_BASE_IDX 0
// addressBlock: aid_mmhub_pctldec0
// base address: 0x62a00
#define regPCTL0_CTRL 0x0a80
#define regPCTL0_CTRL_BASE_IDX 0
#define regPCTL0_MMHUB_DEEPSLEEP_IB 0x0a81
#define regPCTL0_MMHUB_DEEPSLEEP_IB_BASE_IDX 0
#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE 0x0a82
#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX 0
#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_IB 0x0a83
#define regPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_IB_BASE_IDX 0
#define regPCTL0_PG_IGNORE_DEEPSLEEP 0x0a84
#define regPCTL0_PG_IGNORE_DEEPSLEEP_BASE_IDX 0
#define regPCTL0_PG_IGNORE_DEEPSLEEP_IB 0x0a85
#define regPCTL0_PG_IGNORE_DEEPSLEEP_IB_BASE_IDX 0
#define regPCTL0_SLICE0_CFG_DAGB_BUSY 0x0a86
#define regPCTL0_SLICE0_CFG_DAGB_BUSY_BASE_IDX 0
#define regPCTL0_SLICE0_CFG_DS_ALLOW 0x0a87
#define regPCTL0_SLICE0_CFG_DS_ALLOW_BASE_IDX 0
#define regPCTL0_SLICE0_CFG_DS_ALLOW_IB 0x0a88
#define regPCTL0_SLICE0_CFG_DS_ALLOW_IB_BASE_IDX 0
#define regPCTL0_SLICE1_CFG_DAGB_BUSY 0x0a89
#define regPCTL0_SLICE1_CFG_DAGB_BUSY_BASE_IDX 0
#define regPCTL0_SLICE1_CFG_DS_ALLOW 0x0a8a
#define regPCTL0_SLICE1_CFG_DS_ALLOW_BASE_IDX 0
#define regPCTL0_SLICE1_CFG_DS_ALLOW_IB 0x0a8b
#define regPCTL0_SLICE1_CFG_DS_ALLOW_IB_BASE_IDX 0
#define regPCTL0_SLICE2_CFG_DAGB_BUSY 0x0a8c
#define regPCTL0_SLICE2_CFG_DAGB_BUSY_BASE_IDX 0
#define regPCTL0_SLICE2_CFG_DS_ALLOW 0x0a8d
#define regPCTL0_SLICE2_CFG_DS_ALLOW_BASE_IDX 0
#define regPCTL0_SLICE2_CFG_DS_ALLOW_IB 0x0a8e
#define regPCTL0_SLICE2_CFG_DS_ALLOW_IB_BASE_IDX 0
#define regPCTL0_SLICE3_CFG_DAGB_BUSY 0x0a8f
#define regPCTL0_SLICE3_CFG_DAGB_BUSY_BASE_IDX 0
#define regPCTL0_SLICE3_CFG_DS_ALLOW 0x0a90
#define regPCTL0_SLICE3_CFG_DS_ALLOW_BASE_IDX 0
#define regPCTL0_SLICE3_CFG_DS_ALLOW_IB 0x0a91
#define regPCTL0_SLICE3_CFG_DS_ALLOW_IB_BASE_IDX 0
#define regPCTL0_SLICE4_CFG_DAGB_BUSY 0x0a92
#define regPCTL0_SLICE4_CFG_DAGB_BUSY_BASE_IDX 0
#define regPCTL0_SLICE4_CFG_DS_ALLOW 0x0a93
#define regPCTL0_SLICE4_CFG_DS_ALLOW_BASE_IDX 0
#define regPCTL0_SLICE4_CFG_DS_ALLOW_IB 0x0a94
#define regPCTL0_SLICE4_CFG_DS_ALLOW_IB_BASE_IDX 0
#define regPCTL0_UTCL2_MISC 0x0a95
#define regPCTL0_UTCL2_MISC_BASE_IDX 0
#define regPCTL0_SLICE0_MISC 0x0a96
#define regPCTL0_SLICE0_MISC_BASE_IDX 0
#define regPCTL0_SLICE1_MISC 0x0a97
#define regPCTL0_SLICE1_MISC_BASE_IDX 0
#define regPCTL0_SLICE2_MISC 0x0a98
#define regPCTL0_SLICE2_MISC_BASE_IDX 0
#define regPCTL0_SLICE3_MISC 0x0a99
#define regPCTL0_SLICE3_MISC_BASE_IDX 0
#define regPCTL0_SLICE4_MISC 0x0a9a
#define regPCTL0_SLICE4_MISC_BASE_IDX 0
// addressBlock: aid_mmhub_l1tlb_vml1dec
// base address: 0x62c00
#define regMC_VM_MX_L1_TLB0_STATUS 0x0b08
#define regMC_VM_MX_L1_TLB0_STATUS_BASE_IDX 0
#define regMC_VM_MX_L1_TLB1_STATUS 0x0b09
#define regMC_VM_MX_L1_TLB1_STATUS_BASE_IDX 0
#define regMC_VM_MX_L1_TLB2_STATUS 0x0b0a
#define regMC_VM_MX_L1_TLB2_STATUS_BASE_IDX 0
#define regMC_VM_MX_L1_TLB3_STATUS 0x0b0b
#define regMC_VM_MX_L1_TLB3_STATUS_BASE_IDX 0
#define regMC_VM_MX_L1_TLB4_STATUS 0x0b0c
#define regMC_VM_MX_L1_TLB4_STATUS_BASE_IDX 0
#define regMC_VM_MX_L1_TLB5_STATUS 0x0b0d
#define regMC_VM_MX_L1_TLB5_STATUS_BASE_IDX 0
#define regMC_VM_MX_L1_TLB6_STATUS 0x0b0e
#define regMC_VM_MX_L1_TLB6_STATUS_BASE_IDX 0
#define regMC_VM_MX_L1_TLB7_STATUS 0x0b0f
#define regMC_VM_MX_L1_TLB7_STATUS_BASE_IDX 0
// addressBlock: aid_mmhub_l1tlb_vml1pldec
// base address: 0x62c80
#define regMC_VM_MX_L1_PERFCOUNTER0_CFG 0x0b20
#define regMC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMC_VM_MX_L1_PERFCOUNTER1_CFG 0x0b21
#define regMC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMC_VM_MX_L1_PERFCOUNTER2_CFG 0x0b22
#define regMC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX 0
#define regMC_VM_MX_L1_PERFCOUNTER3_CFG 0x0b23
#define regMC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX 0
#define regMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL 0x0b24
#define regMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: aid_mmhub_l1tlb_vml1prdec
// base address: 0x62cc0
#define regMC_VM_MX_L1_PERFCOUNTER_LO 0x0b30
#define regMC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX 0
#define regMC_VM_MX_L1_PERFCOUNTER_HI 0x0b31
#define regMC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_atcl2dec
// base address: 0x62d00
#define regATC_L2_CNTL 0x0b40
#define regATC_L2_CNTL_BASE_IDX 0
#define regATC_L2_CNTL2 0x0b41
#define regATC_L2_CNTL2_BASE_IDX 0
#define regATC_L2_CACHE_DATA0 0x0b44
#define regATC_L2_CACHE_DATA0_BASE_IDX 0
#define regATC_L2_CACHE_DATA1 0x0b45
#define regATC_L2_CACHE_DATA1_BASE_IDX 0
#define regATC_L2_CACHE_DATA2 0x0b46
#define regATC_L2_CACHE_DATA2_BASE_IDX 0
#define regATC_L2_CACHE_DATA3 0x0b47
#define regATC_L2_CACHE_DATA3_BASE_IDX 0
#define regATC_L2_CNTL3 0x0b48
#define regATC_L2_CNTL3_BASE_IDX 0
#define regATC_L2_STATUS 0x0b49
#define regATC_L2_STATUS_BASE_IDX 0
#define regATC_L2_STATUS2 0x0b4a
#define regATC_L2_STATUS2_BASE_IDX 0
#define regATC_L2_MISC_CG 0x0b4b
#define regATC_L2_MISC_CG_BASE_IDX 0
#define regATC_L2_MEM_POWER_LS 0x0b4c
#define regATC_L2_MEM_POWER_LS_BASE_IDX 0
#define regATC_L2_CGTT_CLK_CTRL 0x0b4d
#define regATC_L2_CGTT_CLK_CTRL_BASE_IDX 0
#define regATC_L2_CACHE_4K_DSM_INDEX 0x0b4f
#define regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX 0
#define regATC_L2_CACHE_32K_DSM_INDEX 0x0b50
#define regATC_L2_CACHE_32K_DSM_INDEX_BASE_IDX 0
#define regATC_L2_CACHE_2M_DSM_INDEX 0x0b51
#define regATC_L2_CACHE_2M_DSM_INDEX_BASE_IDX 0
#define regATC_L2_CACHE_4K_DSM_CNTL 0x0b52
#define regATC_L2_CACHE_4K_DSM_CNTL_BASE_IDX 0
#define regATC_L2_CACHE_32K_DSM_CNTL 0x0b53
#define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX 0
#define regATC_L2_CACHE_2M_DSM_CNTL 0x0b54
#define regATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX 0
#define regATC_L2_CNTL4 0x0b55
#define regATC_L2_CNTL4_BASE_IDX 0
#define regATC_L2_MM_GROUP_RT_CLASSES 0x0b56
#define regATC_L2_MM_GROUP_RT_CLASSES_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_vml2pfdec
// base address: 0x62d80
#define regVM_L2_CNTL 0x0b60
#define regVM_L2_CNTL_BASE_IDX 0
#define regVM_L2_CNTL2 0x0b61
#define regVM_L2_CNTL2_BASE_IDX 0
#define regVM_L2_CNTL3 0x0b62
#define regVM_L2_CNTL3_BASE_IDX 0
#define regVM_L2_STATUS 0x0b63
#define regVM_L2_STATUS_BASE_IDX 0
#define regVM_DUMMY_PAGE_FAULT_CNTL 0x0b64
#define regVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX 0
#define regVM_DUMMY_PAGE_FAULT_ADDR_LO32 0x0b65
#define regVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX 0
#define regVM_DUMMY_PAGE_FAULT_ADDR_HI32 0x0b66
#define regVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_CNTL 0x0b67
#define regVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_CNTL2 0x0b68
#define regVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_MM_CNTL3 0x0b69
#define regVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_MM_CNTL4 0x0b6a
#define regVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_STATUS 0x0b6b
#define regVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_ADDR_LO32 0x0b6c
#define regVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_ADDR_HI32 0x0b6d
#define regVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 0x0b6e
#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX 0
#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 0x0b6f
#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX 0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 0x0b71
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX 0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 0x0b72
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX 0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 0x0b73
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX 0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 0x0b74
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX 0
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 0x0b75
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX 0
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 0x0b76
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX 0
#define regVM_L2_CNTL4 0x0b77
#define regVM_L2_CNTL4_BASE_IDX 0
#define regVM_L2_CNTL5 0x0b78
#define regVM_L2_CNTL5_BASE_IDX 0
#define regVM_L2_MM_GROUP_RT_CLASSES 0x0b79
#define regVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX 0
#define regVM_L2_BANK_SELECT_RESERVED_CID 0x0b7a
#define regVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX 0
#define regVM_L2_BANK_SELECT_RESERVED_CID2 0x0b7b
#define regVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX 0
#define regVM_L2_CACHE_PARITY_CNTL 0x0b7c
#define regVM_L2_CACHE_PARITY_CNTL_BASE_IDX 0
#define regVM_L2_CGTT_CLK_CTRL 0x0b7d
#define regVM_L2_CGTT_CLK_CTRL_BASE_IDX 0
#define regVM_L2_CGTT_BUSY_CTRL 0x0b7e
#define regVM_L2_CGTT_BUSY_CTRL_BASE_IDX 0
#define regVML2_MEM_ECC_INDEX 0x0b82
#define regVML2_MEM_ECC_INDEX_BASE_IDX 0
#define regVML2_WALKER_MEM_ECC_INDEX 0x0b83
#define regVML2_WALKER_MEM_ECC_INDEX_BASE_IDX 0
#define regUTCL2_MEM_ECC_INDEX 0x0b84
#define regUTCL2_MEM_ECC_INDEX_BASE_IDX 0
#define regVML2_MEM_ECC_CNTL 0x0b85
#define regVML2_MEM_ECC_CNTL_BASE_IDX 0
#define regVML2_WALKER_MEM_ECC_CNTL 0x0b86
#define regVML2_WALKER_MEM_ECC_CNTL_BASE_IDX 0
#define regUTCL2_MEM_ECC_CNTL 0x0b87
#define regUTCL2_MEM_ECC_CNTL_BASE_IDX 0
#define regVML2_MEM_ECC_STATUS 0x0b88
#define regVML2_MEM_ECC_STATUS_BASE_IDX 0
#define regVML2_WALKER_MEM_ECC_STATUS 0x0b89
#define regVML2_WALKER_MEM_ECC_STATUS_BASE_IDX 0
#define regUTCL2_MEM_ECC_STATUS 0x0b8a
#define regUTCL2_MEM_ECC_STATUS_BASE_IDX 0
#define regUTCL2_EDC_MODE 0x0b8b
#define regUTCL2_EDC_MODE_BASE_IDX 0
#define regUTCL2_EDC_CONFIG 0x0b8c
#define regUTCL2_EDC_CONFIG_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_vml2vcdec
// base address: 0x62e80
#define regVM_CONTEXT0_CNTL 0x0ba0
#define regVM_CONTEXT0_CNTL_BASE_IDX 0
#define regVM_CONTEXT1_CNTL 0x0ba1
#define regVM_CONTEXT1_CNTL_BASE_IDX 0
#define regVM_CONTEXT2_CNTL 0x0ba2
#define regVM_CONTEXT2_CNTL_BASE_IDX 0
#define regVM_CONTEXT3_CNTL 0x0ba3
#define regVM_CONTEXT3_CNTL_BASE_IDX 0
#define regVM_CONTEXT4_CNTL 0x0ba4
#define regVM_CONTEXT4_CNTL_BASE_IDX 0
#define regVM_CONTEXT5_CNTL 0x0ba5
#define regVM_CONTEXT5_CNTL_BASE_IDX 0
#define regVM_CONTEXT6_CNTL 0x0ba6
#define regVM_CONTEXT6_CNTL_BASE_IDX 0
#define regVM_CONTEXT7_CNTL 0x0ba7
#define regVM_CONTEXT7_CNTL_BASE_IDX 0
#define regVM_CONTEXT8_CNTL 0x0ba8
#define regVM_CONTEXT8_CNTL_BASE_IDX 0
#define regVM_CONTEXT9_CNTL 0x0ba9
#define regVM_CONTEXT9_CNTL_BASE_IDX 0
#define regVM_CONTEXT10_CNTL 0x0baa
#define regVM_CONTEXT10_CNTL_BASE_IDX 0
#define regVM_CONTEXT11_CNTL 0x0bab
#define regVM_CONTEXT11_CNTL_BASE_IDX 0
#define regVM_CONTEXT12_CNTL 0x0bac
#define regVM_CONTEXT12_CNTL_BASE_IDX 0
#define regVM_CONTEXT13_CNTL 0x0bad
#define regVM_CONTEXT13_CNTL_BASE_IDX 0
#define regVM_CONTEXT14_CNTL 0x0bae
#define regVM_CONTEXT14_CNTL_BASE_IDX 0
#define regVM_CONTEXT15_CNTL 0x0baf
#define regVM_CONTEXT15_CNTL_BASE_IDX 0
#define regVM_CONTEXTS_DISABLE 0x0bb0
#define regVM_CONTEXTS_DISABLE_BASE_IDX 0
#define regVM_INVALIDATE_ENG0_SEM 0x0bb1
#define regVM_INVALIDATE_ENG0_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG1_SEM 0x0bb2
#define regVM_INVALIDATE_ENG1_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG2_SEM 0x0bb3
#define regVM_INVALIDATE_ENG2_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG3_SEM 0x0bb4
#define regVM_INVALIDATE_ENG3_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG4_SEM 0x0bb5
#define regVM_INVALIDATE_ENG4_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG5_SEM 0x0bb6
#define regVM_INVALIDATE_ENG5_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG6_SEM 0x0bb7
#define regVM_INVALIDATE_ENG6_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG7_SEM 0x0bb8
#define regVM_INVALIDATE_ENG7_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG8_SEM 0x0bb9
#define regVM_INVALIDATE_ENG8_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG9_SEM 0x0bba
#define regVM_INVALIDATE_ENG9_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG10_SEM 0x0bbb
#define regVM_INVALIDATE_ENG10_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG11_SEM 0x0bbc
#define regVM_INVALIDATE_ENG11_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG12_SEM 0x0bbd
#define regVM_INVALIDATE_ENG12_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG13_SEM 0x0bbe
#define regVM_INVALIDATE_ENG13_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG14_SEM 0x0bbf
#define regVM_INVALIDATE_ENG14_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG15_SEM 0x0bc0
#define regVM_INVALIDATE_ENG15_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG16_SEM 0x0bc1
#define regVM_INVALIDATE_ENG16_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG17_SEM 0x0bc2
#define regVM_INVALIDATE_ENG17_SEM_BASE_IDX 0
#define regVM_INVALIDATE_ENG0_REQ 0x0bc3
#define regVM_INVALIDATE_ENG0_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG1_REQ 0x0bc4
#define regVM_INVALIDATE_ENG1_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG2_REQ 0x0bc5
#define regVM_INVALIDATE_ENG2_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG3_REQ 0x0bc6
#define regVM_INVALIDATE_ENG3_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG4_REQ 0x0bc7
#define regVM_INVALIDATE_ENG4_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG5_REQ 0x0bc8
#define regVM_INVALIDATE_ENG5_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG6_REQ 0x0bc9
#define regVM_INVALIDATE_ENG6_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG7_REQ 0x0bca
#define regVM_INVALIDATE_ENG7_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG8_REQ 0x0bcb
#define regVM_INVALIDATE_ENG8_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG9_REQ 0x0bcc
#define regVM_INVALIDATE_ENG9_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG10_REQ 0x0bcd
#define regVM_INVALIDATE_ENG10_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG11_REQ 0x0bce
#define regVM_INVALIDATE_ENG11_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG12_REQ 0x0bcf
#define regVM_INVALIDATE_ENG12_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG13_REQ 0x0bd0
#define regVM_INVALIDATE_ENG13_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG14_REQ 0x0bd1
#define regVM_INVALIDATE_ENG14_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG15_REQ 0x0bd2
#define regVM_INVALIDATE_ENG15_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG16_REQ 0x0bd3
#define regVM_INVALIDATE_ENG16_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG17_REQ 0x0bd4
#define regVM_INVALIDATE_ENG17_REQ_BASE_IDX 0
#define regVM_INVALIDATE_ENG0_ACK 0x0bd5
#define regVM_INVALIDATE_ENG0_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG1_ACK 0x0bd6
#define regVM_INVALIDATE_ENG1_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG2_ACK 0x0bd7
#define regVM_INVALIDATE_ENG2_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG3_ACK 0x0bd8
#define regVM_INVALIDATE_ENG3_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG4_ACK 0x0bd9
#define regVM_INVALIDATE_ENG4_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG5_ACK 0x0bda
#define regVM_INVALIDATE_ENG5_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG6_ACK 0x0bdb
#define regVM_INVALIDATE_ENG6_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG7_ACK 0x0bdc
#define regVM_INVALIDATE_ENG7_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG8_ACK 0x0bdd
#define regVM_INVALIDATE_ENG8_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG9_ACK 0x0bde
#define regVM_INVALIDATE_ENG9_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG10_ACK 0x0bdf
#define regVM_INVALIDATE_ENG10_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG11_ACK 0x0be0
#define regVM_INVALIDATE_ENG11_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG12_ACK 0x0be1
#define regVM_INVALIDATE_ENG12_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG13_ACK 0x0be2
#define regVM_INVALIDATE_ENG13_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG14_ACK 0x0be3
#define regVM_INVALIDATE_ENG14_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG15_ACK 0x0be4
#define regVM_INVALIDATE_ENG15_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG16_ACK 0x0be5
#define regVM_INVALIDATE_ENG16_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG17_ACK 0x0be6
#define regVM_INVALIDATE_ENG17_ACK_BASE_IDX 0
#define regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 0x0be7
#define regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 0x0be8
#define regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 0x0be9
#define regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 0x0bea
#define regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 0x0beb
#define regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 0x0bec
#define regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 0x0bed
#define regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 0x0bee
#define regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 0x0bef
#define regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 0x0bf0
#define regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 0x0bf1
#define regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 0x0bf2
#define regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 0x0bf3
#define regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 0x0bf4
#define regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 0x0bf5
#define regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 0x0bf6
#define regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 0x0bf7
#define regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 0x0bf8
#define regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 0x0bf9
#define regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 0x0bfa
#define regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 0x0bfb
#define regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 0x0bfc
#define regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 0x0bfd
#define regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 0x0bfe
#define regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 0x0bff
#define regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 0x0c00
#define regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 0x0c01
#define regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 0x0c02
#define regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 0x0c03
#define regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 0x0c04
#define regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 0x0c05
#define regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 0x0c06
#define regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 0x0c07
#define regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 0x0c08
#define regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 0x0c09
#define regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX 0
#define regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 0x0c0a
#define regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX 0
#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 0x0c0b
#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 0x0c0c
#define regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 0x0c0d
#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 0x0c0e
#define regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 0x0c0f
#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 0x0c10
#define regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 0x0c11
#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 0x0c12
#define regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 0x0c13
#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 0x0c14
#define regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 0x0c15
#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 0x0c16
#define regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 0x0c17
#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 0x0c18
#define regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 0x0c19
#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 0x0c1a
#define regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 0x0c1b
#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 0x0c1c
#define regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 0x0c1d
#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 0x0c1e
#define regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 0x0c1f
#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 0x0c20
#define regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 0x0c21
#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 0x0c22
#define regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 0x0c23
#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 0x0c24
#define regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 0x0c25
#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 0x0c26
#define regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 0x0c27
#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 0x0c28
#define regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 0x0c29
#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 0x0c2a
#define regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 0x0c2b
#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 0x0c2c
#define regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 0x0c2d
#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 0x0c2e
#define regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 0x0c2f
#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 0x0c30
#define regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 0x0c31
#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 0x0c32
#define regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 0x0c33
#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 0x0c34
#define regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 0x0c35
#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 0x0c36
#define regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 0x0c37
#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 0x0c38
#define regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 0x0c39
#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 0x0c3a
#define regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 0x0c3b
#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 0x0c3c
#define regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 0x0c3d
#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 0x0c3e
#define regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 0x0c3f
#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 0x0c40
#define regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 0x0c41
#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 0x0c42
#define regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 0x0c43
#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 0x0c44
#define regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 0x0c45
#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 0x0c46
#define regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 0x0c47
#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 0x0c48
#define regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 0x0c49
#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 0x0c4a
#define regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 0x0c4b
#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 0x0c4c
#define regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 0x0c4d
#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 0x0c4e
#define regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 0x0c4f
#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 0x0c50
#define regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 0x0c51
#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 0x0c52
#define regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 0x0c53
#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 0x0c54
#define regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 0x0c55
#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 0x0c56
#define regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 0x0c57
#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 0x0c58
#define regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 0x0c59
#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 0x0c5a
#define regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 0x0c5b
#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 0x0c5c
#define regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 0x0c5d
#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 0x0c5e
#define regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 0x0c5f
#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 0x0c60
#define regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 0x0c61
#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 0x0c62
#define regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 0x0c63
#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 0x0c64
#define regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 0x0c65
#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 0x0c66
#define regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 0x0c67
#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 0x0c68
#define regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 0x0c69
#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 0x0c6a
#define regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_vmsharedpfdec
// base address: 0x63200
#define regMC_VM_NB_MMIOBASE 0x0c80
#define regMC_VM_NB_MMIOBASE_BASE_IDX 0
#define regMC_VM_NB_MMIOLIMIT 0x0c81
#define regMC_VM_NB_MMIOLIMIT_BASE_IDX 0
#define regMC_VM_NB_PCI_CTRL 0x0c82
#define regMC_VM_NB_PCI_CTRL_BASE_IDX 0
#define regMC_VM_NB_PCI_ARB 0x0c83
#define regMC_VM_NB_PCI_ARB_BASE_IDX 0
#define regMC_VM_NB_TOP_OF_DRAM_SLOT1 0x0c84
#define regMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX 0
#define regMC_VM_NB_LOWER_TOP_OF_DRAM2 0x0c85
#define regMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX 0
#define regMC_VM_NB_UPPER_TOP_OF_DRAM2 0x0c86
#define regMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX 0
#define regMC_VM_FB_OFFSET 0x0c87
#define regMC_VM_FB_OFFSET_BASE_IDX 0
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB 0x0c88
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX 0
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB 0x0c89
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX 0
#define regMC_VM_STEERING 0x0c8a
#define regMC_VM_STEERING_BASE_IDX 0
#define regMC_SHARED_VIRT_RESET_REQ 0x0c8b
#define regMC_SHARED_VIRT_RESET_REQ_BASE_IDX 0
#define regMC_MEM_POWER_LS 0x0c8c
#define regMC_MEM_POWER_LS_BASE_IDX 0
#define regMC_VM_CACHEABLE_DRAM_ADDRESS_START 0x0c8d
#define regMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX 0
#define regMC_VM_CACHEABLE_DRAM_ADDRESS_END 0x0c8e
#define regMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX 0
#define regMC_VM_APT_CNTL 0x0c91
#define regMC_VM_APT_CNTL_BASE_IDX 0
#define regMC_VM_LOCAL_HBM_ADDRESS_START 0x0c92
#define regMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX 0
#define regMC_VM_LOCAL_HBM_ADDRESS_END 0x0c93
#define regMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX 0
#define regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL 0x0c94
#define regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX 0
#define regUTCL2_CGTT_CLK_CTRL 0x0c95
#define regUTCL2_CGTT_CLK_CTRL_BASE_IDX 0
#define regMC_VM_XGMI_LFB_CNTL 0x0c97
#define regMC_VM_XGMI_LFB_CNTL_BASE_IDX 0
#define regMC_VM_XGMI_LFB_SIZE 0x0c98
#define regMC_VM_XGMI_LFB_SIZE_BASE_IDX 0
#define regMC_VM_CACHEABLE_DRAM_CNTL 0x0c99
#define regMC_VM_CACHEABLE_DRAM_CNTL_BASE_IDX 0
#define regMC_VM_HOST_MAPPING 0x0c9a
#define regMC_VM_HOST_MAPPING_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_vmsharedvcdec
// base address: 0x63270
#define regMC_VM_FB_LOCATION_BASE 0x0c9c
#define regMC_VM_FB_LOCATION_BASE_BASE_IDX 0
#define regMC_VM_FB_LOCATION_TOP 0x0c9d
#define regMC_VM_FB_LOCATION_TOP_BASE_IDX 0
#define regMC_VM_AGP_TOP 0x0c9e
#define regMC_VM_AGP_TOP_BASE_IDX 0
#define regMC_VM_AGP_BOT 0x0c9f
#define regMC_VM_AGP_BOT_BASE_IDX 0
#define regMC_VM_AGP_BASE 0x0ca0
#define regMC_VM_AGP_BASE_BASE_IDX 0
#define regMC_VM_SYSTEM_APERTURE_LOW_ADDR 0x0ca1
#define regMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX 0
#define regMC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x0ca2
#define regMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX 0
#define regMC_VM_MX_L1_TLB_CNTL 0x0ca3
#define regMC_VM_MX_L1_TLB_CNTL_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_vmsharedhvdec
// base address: 0x632b0
#define regMC_VM_FB_SIZE_OFFSET_VF0 0x0cac
#define regMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF1 0x0cad
#define regMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF2 0x0cae
#define regMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF3 0x0caf
#define regMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF4 0x0cb0
#define regMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF5 0x0cb1
#define regMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF6 0x0cb2
#define regMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF7 0x0cb3
#define regMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF8 0x0cb4
#define regMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF9 0x0cb5
#define regMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF10 0x0cb6
#define regMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF11 0x0cb7
#define regMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF12 0x0cb8
#define regMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF13 0x0cb9
#define regMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF14 0x0cba
#define regMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX 0
#define regMC_VM_FB_SIZE_OFFSET_VF15 0x0cbb
#define regMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX 0
#define regVM_IOMMU_MMIO_CNTRL_1 0x0cbc
#define regVM_IOMMU_MMIO_CNTRL_1_BASE_IDX 0
#define regMC_VM_MARC_BASE_LO_0 0x0cbd
#define regMC_VM_MARC_BASE_LO_0_BASE_IDX 0
#define regMC_VM_MARC_BASE_LO_1 0x0cbe
#define regMC_VM_MARC_BASE_LO_1_BASE_IDX 0
#define regMC_VM_MARC_BASE_LO_2 0x0cbf
#define regMC_VM_MARC_BASE_LO_2_BASE_IDX 0
#define regMC_VM_MARC_BASE_LO_3 0x0cc0
#define regMC_VM_MARC_BASE_LO_3_BASE_IDX 0
#define regMC_VM_MARC_BASE_HI_0 0x0cc1
#define regMC_VM_MARC_BASE_HI_0_BASE_IDX 0
#define regMC_VM_MARC_BASE_HI_1 0x0cc2
#define regMC_VM_MARC_BASE_HI_1_BASE_IDX 0
#define regMC_VM_MARC_BASE_HI_2 0x0cc3
#define regMC_VM_MARC_BASE_HI_2_BASE_IDX 0
#define regMC_VM_MARC_BASE_HI_3 0x0cc4
#define regMC_VM_MARC_BASE_HI_3_BASE_IDX 0
#define regMC_VM_MARC_RELOC_LO_0 0x0cc5
#define regMC_VM_MARC_RELOC_LO_0_BASE_IDX 0
#define regMC_VM_MARC_RELOC_LO_1 0x0cc6
#define regMC_VM_MARC_RELOC_LO_1_BASE_IDX 0
#define regMC_VM_MARC_RELOC_LO_2 0x0cc7
#define regMC_VM_MARC_RELOC_LO_2_BASE_IDX 0
#define regMC_VM_MARC_RELOC_LO_3 0x0cc8
#define regMC_VM_MARC_RELOC_LO_3_BASE_IDX 0
#define regMC_VM_MARC_RELOC_HI_0 0x0cc9
#define regMC_VM_MARC_RELOC_HI_0_BASE_IDX 0
#define regMC_VM_MARC_RELOC_HI_1 0x0cca
#define regMC_VM_MARC_RELOC_HI_1_BASE_IDX 0
#define regMC_VM_MARC_RELOC_HI_2 0x0ccb
#define regMC_VM_MARC_RELOC_HI_2_BASE_IDX 0
#define regMC_VM_MARC_RELOC_HI_3 0x0ccc
#define regMC_VM_MARC_RELOC_HI_3_BASE_IDX 0
#define regMC_VM_MARC_LEN_LO_0 0x0ccd
#define regMC_VM_MARC_LEN_LO_0_BASE_IDX 0
#define regMC_VM_MARC_LEN_LO_1 0x0cce
#define regMC_VM_MARC_LEN_LO_1_BASE_IDX 0
#define regMC_VM_MARC_LEN_LO_2 0x0ccf
#define regMC_VM_MARC_LEN_LO_2_BASE_IDX 0
#define regMC_VM_MARC_LEN_LO_3 0x0cd0
#define regMC_VM_MARC_LEN_LO_3_BASE_IDX 0
#define regMC_VM_MARC_LEN_HI_0 0x0cd1
#define regMC_VM_MARC_LEN_HI_0_BASE_IDX 0
#define regMC_VM_MARC_LEN_HI_1 0x0cd2
#define regMC_VM_MARC_LEN_HI_1_BASE_IDX 0
#define regMC_VM_MARC_LEN_HI_2 0x0cd3
#define regMC_VM_MARC_LEN_HI_2_BASE_IDX 0
#define regMC_VM_MARC_LEN_HI_3 0x0cd4
#define regMC_VM_MARC_LEN_HI_3_BASE_IDX 0
#define regVM_IOMMU_CONTROL_REGISTER 0x0cd5
#define regVM_IOMMU_CONTROL_REGISTER_BASE_IDX 0
#define regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER 0x0cd6
#define regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL 0x0cd7
#define regVM_PCIE_ATS_CNTL_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_0 0x0cd8
#define regVM_PCIE_ATS_CNTL_VF_0_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_1 0x0cd9
#define regVM_PCIE_ATS_CNTL_VF_1_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_2 0x0cda
#define regVM_PCIE_ATS_CNTL_VF_2_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_3 0x0cdb
#define regVM_PCIE_ATS_CNTL_VF_3_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_4 0x0cdc
#define regVM_PCIE_ATS_CNTL_VF_4_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_5 0x0cdd
#define regVM_PCIE_ATS_CNTL_VF_5_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_6 0x0cde
#define regVM_PCIE_ATS_CNTL_VF_6_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_7 0x0cdf
#define regVM_PCIE_ATS_CNTL_VF_7_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_8 0x0ce0
#define regVM_PCIE_ATS_CNTL_VF_8_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_9 0x0ce1
#define regVM_PCIE_ATS_CNTL_VF_9_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_10 0x0ce2
#define regVM_PCIE_ATS_CNTL_VF_10_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_11 0x0ce3
#define regVM_PCIE_ATS_CNTL_VF_11_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_12 0x0ce4
#define regVM_PCIE_ATS_CNTL_VF_12_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_13 0x0ce5
#define regVM_PCIE_ATS_CNTL_VF_13_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_14 0x0ce6
#define regVM_PCIE_ATS_CNTL_VF_14_BASE_IDX 0
#define regVM_PCIE_ATS_CNTL_VF_15 0x0ce7
#define regVM_PCIE_ATS_CNTL_VF_15_BASE_IDX 0
#define regMC_SHARED_ACTIVE_FCN_ID 0x0ce8
#define regMC_SHARED_ACTIVE_FCN_ID_BASE_IDX 0
#define regMC_VM_XGMI_GPUIOV_ENABLE 0x0ce9
#define regMC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_atcl2pfcntrdec
// base address: 0x633b0
#define regATC_L2_PERFCOUNTER_LO 0x0cec
#define regATC_L2_PERFCOUNTER_LO_BASE_IDX 0
#define regATC_L2_PERFCOUNTER_HI 0x0ced
#define regATC_L2_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_atcl2pfcntldec
// base address: 0x633b8
#define regATC_L2_PERFCOUNTER0_CFG 0x0cee
#define regATC_L2_PERFCOUNTER0_CFG_BASE_IDX 0
#define regATC_L2_PERFCOUNTER1_CFG 0x0cef
#define regATC_L2_PERFCOUNTER1_CFG_BASE_IDX 0
#define regATC_L2_PERFCOUNTER_RSLT_CNTL 0x0cf0
#define regATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_vml2pldec
// base address: 0x633d0
#define regMC_VM_L2_PERFCOUNTER0_CFG 0x0cf4
#define regMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER1_CFG 0x0cf5
#define regMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER2_CFG 0x0cf6
#define regMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER3_CFG 0x0cf7
#define regMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER4_CFG 0x0cf8
#define regMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER5_CFG 0x0cf9
#define regMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER6_CFG 0x0cfa
#define regMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER7_CFG 0x0cfb
#define regMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER_RSLT_CNTL 0x0d04
#define regMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_vml2prdec
// base address: 0x63430
#define regMC_VM_L2_PERFCOUNTER_LO 0x0d0c
#define regMC_VM_L2_PERFCOUNTER_LO_BASE_IDX 0
#define regMC_VM_L2_PERFCOUNTER_HI 0x0d0d
#define regMC_VM_L2_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_l2tlbdec
// base address: 0x63470
#define regL2TLB_TLB0_STATUS 0x0d1d
#define regL2TLB_TLB0_STATUS_BASE_IDX 0
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO 0x0d1f
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX 0
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI 0x0d20
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX 0
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO 0x0d21
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX 0
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI 0x0d22
#define regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_l2tlbpldec
// base address: 0x63490
#define regL2TLB_PERFCOUNTER0_CFG 0x0d24
#define regL2TLB_PERFCOUNTER0_CFG_BASE_IDX 0
#define regL2TLB_PERFCOUNTER1_CFG 0x0d25
#define regL2TLB_PERFCOUNTER1_CFG_BASE_IDX 0
#define regL2TLB_PERFCOUNTER2_CFG 0x0d26
#define regL2TLB_PERFCOUNTER2_CFG_BASE_IDX 0
#define regL2TLB_PERFCOUNTER3_CFG 0x0d27
#define regL2TLB_PERFCOUNTER3_CFG_BASE_IDX 0
#define regL2TLB_PERFCOUNTER_RSLT_CNTL 0x0d28
#define regL2TLB_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: aid_mmhub_utcl2_l2tlbprdec
// base address: 0x634b0
#define regL2TLB_PERFCOUNTER_LO 0x0d2c
#define regL2TLB_PERFCOUNTER_LO_BASE_IDX 0
#define regL2TLB_PERFCOUNTER_HI 0x0d2d
#define regL2TLB_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: aid_mmhub_mm_cane_mmcanedec
// base address: 0x635f0
#define regMM_CANE_ICG_CTRL 0x0d8a
#define regMM_CANE_ICG_CTRL_BASE_IDX 0
#define regMM_CANE_ERR_STATUS 0x0d8c
#define regMM_CANE_ERR_STATUS_BASE_IDX 0
#define regMM_CANE_UE_ERR_STATUS_LO 0x0d8d
#define regMM_CANE_UE_ERR_STATUS_LO_BASE_IDX 0
#define regMM_CANE_UE_ERR_STATUS_HI 0x0d8e
#define regMM_CANE_UE_ERR_STATUS_HI_BASE_IDX 0
#define regMM_CANE_CE_ERR_STATUS_LO 0x0d8f
#define regMM_CANE_CE_ERR_STATUS_LO_BASE_IDX 0
#define regMM_CANE_CE_ERR_STATUS_HI 0x0d90
#define regMM_CANE_CE_ERR_STATUS_HI_BASE_IDX 0
#endif
|