1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
|
// SPDX-License-Identifier: GPL-2.0
/*
* Nuvoton NCT6694 GPIO controller driver based on USB interface.
*
* Copyright (C) 2025 Nuvoton Technology Corp.
*/
#include <linux/bits.h>
#include <linux/gpio/driver.h>
#include <linux/idr.h>
#include <linux/interrupt.h>
#include <linux/mfd/nct6694.h>
#include <linux/module.h>
#include <linux/platform_device.h>
/*
* USB command module type for NCT6694 GPIO controller.
* This defines the module type used for communication with the NCT6694
* GPIO controller over the USB interface.
*/
#define NCT6694_GPIO_MOD 0xFF
#define NCT6694_GPIO_VER 0x90
#define NCT6694_GPIO_VALID 0x110
#define NCT6694_GPI_DATA 0x120
#define NCT6694_GPO_DIR 0x170
#define NCT6694_GPO_TYPE 0x180
#define NCT6694_GPO_DATA 0x190
#define NCT6694_GPI_STS 0x130
#define NCT6694_GPI_CLR 0x140
#define NCT6694_GPI_FALLING 0x150
#define NCT6694_GPI_RISING 0x160
#define NCT6694_NR_GPIO 8
struct nct6694_gpio_data {
struct nct6694 *nct6694;
struct gpio_chip gpio;
struct mutex lock;
/* Protect irq operation */
struct mutex irq_lock;
unsigned char reg_val;
unsigned char irq_trig_falling;
unsigned char irq_trig_rising;
/* Current gpio group */
unsigned char group;
int irq;
};
static int nct6694_get_direction(struct gpio_chip *gpio, unsigned int offset)
{
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
const struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPO_DIR + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
return !(BIT(offset) & data->reg_val);
}
static int nct6694_direction_input(struct gpio_chip *gpio, unsigned int offset)
{
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
const struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPO_DIR + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
data->reg_val &= ~BIT(offset);
return nct6694_write_msg(data->nct6694, &cmd_hd, &data->reg_val);
}
static int nct6694_direction_output(struct gpio_chip *gpio,
unsigned int offset, int val)
{
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPO_DIR + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
/* Set direction to output */
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
data->reg_val |= BIT(offset);
ret = nct6694_write_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
/* Then set output level */
cmd_hd.offset = cpu_to_le16(NCT6694_GPO_DATA + data->group);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
if (val)
data->reg_val |= BIT(offset);
else
data->reg_val &= ~BIT(offset);
return nct6694_write_msg(data->nct6694, &cmd_hd, &data->reg_val);
}
static int nct6694_get_value(struct gpio_chip *gpio, unsigned int offset)
{
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPO_DIR + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
if (BIT(offset) & data->reg_val) {
cmd_hd.offset = cpu_to_le16(NCT6694_GPO_DATA + data->group);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
return !!(BIT(offset) & data->reg_val);
}
cmd_hd.offset = cpu_to_le16(NCT6694_GPI_DATA + data->group);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
return !!(BIT(offset) & data->reg_val);
}
static int nct6694_set_value(struct gpio_chip *gpio, unsigned int offset,
int val)
{
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
const struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPO_DATA + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
if (val)
data->reg_val |= BIT(offset);
else
data->reg_val &= ~BIT(offset);
return nct6694_write_msg(data->nct6694, &cmd_hd, &data->reg_val);
}
static int nct6694_set_config(struct gpio_chip *gpio, unsigned int offset,
unsigned long config)
{
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
const struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPO_TYPE + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
switch (pinconf_to_config_param(config)) {
case PIN_CONFIG_DRIVE_OPEN_DRAIN:
data->reg_val |= BIT(offset);
break;
case PIN_CONFIG_DRIVE_PUSH_PULL:
data->reg_val &= ~BIT(offset);
break;
default:
return -ENOTSUPP;
}
return nct6694_write_msg(data->nct6694, &cmd_hd, &data->reg_val);
}
static int nct6694_init_valid_mask(struct gpio_chip *gpio,
unsigned long *valid_mask,
unsigned int ngpios)
{
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
const struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPIO_VALID + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret < 0)
return ret;
*valid_mask = data->reg_val;
return ret;
}
static irqreturn_t nct6694_irq_handler(int irq, void *priv)
{
struct nct6694_gpio_data *data = priv;
struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPI_STS + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
unsigned char status;
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->reg_val);
if (ret)
return IRQ_NONE;
status = data->reg_val;
while (status) {
int bit = __ffs(status);
data->reg_val = BIT(bit);
handle_nested_irq(irq_find_mapping(data->gpio.irq.domain, bit));
status &= ~BIT(bit);
cmd_hd.offset = cpu_to_le16(NCT6694_GPI_CLR + data->group);
nct6694_write_msg(data->nct6694, &cmd_hd, &data->reg_val);
}
return IRQ_HANDLED;
}
static int nct6694_get_irq_trig(struct nct6694_gpio_data *data)
{
struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPI_FALLING + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
int ret;
guard(mutex)(&data->lock);
ret = nct6694_read_msg(data->nct6694, &cmd_hd, &data->irq_trig_falling);
if (ret)
return ret;
cmd_hd.offset = cpu_to_le16(NCT6694_GPI_RISING + data->group);
return nct6694_read_msg(data->nct6694, &cmd_hd, &data->irq_trig_rising);
}
static void nct6694_irq_mask(struct irq_data *d)
{
struct gpio_chip *gpio = irq_data_get_irq_chip_data(d);
irq_hw_number_t hwirq = irqd_to_hwirq(d);
gpiochip_disable_irq(gpio, hwirq);
}
static void nct6694_irq_unmask(struct irq_data *d)
{
struct gpio_chip *gpio = irq_data_get_irq_chip_data(d);
irq_hw_number_t hwirq = irqd_to_hwirq(d);
gpiochip_enable_irq(gpio, hwirq);
}
static int nct6694_irq_set_type(struct irq_data *d, unsigned int type)
{
struct gpio_chip *gpio = irq_data_get_irq_chip_data(d);
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
irq_hw_number_t hwirq = irqd_to_hwirq(d);
guard(mutex)(&data->lock);
switch (type) {
case IRQ_TYPE_EDGE_RISING:
data->irq_trig_rising |= BIT(hwirq);
break;
case IRQ_TYPE_EDGE_FALLING:
data->irq_trig_falling |= BIT(hwirq);
break;
case IRQ_TYPE_EDGE_BOTH:
data->irq_trig_rising |= BIT(hwirq);
data->irq_trig_falling |= BIT(hwirq);
break;
default:
return -ENOTSUPP;
}
return 0;
}
static void nct6694_irq_bus_lock(struct irq_data *d)
{
struct gpio_chip *gpio = irq_data_get_irq_chip_data(d);
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
mutex_lock(&data->irq_lock);
}
static void nct6694_irq_bus_sync_unlock(struct irq_data *d)
{
struct gpio_chip *gpio = irq_data_get_irq_chip_data(d);
struct nct6694_gpio_data *data = gpiochip_get_data(gpio);
struct nct6694_cmd_header cmd_hd = {
.mod = NCT6694_GPIO_MOD,
.offset = cpu_to_le16(NCT6694_GPI_FALLING + data->group),
.len = cpu_to_le16(sizeof(data->reg_val))
};
scoped_guard(mutex, &data->lock) {
nct6694_write_msg(data->nct6694, &cmd_hd, &data->irq_trig_falling);
cmd_hd.offset = cpu_to_le16(NCT6694_GPI_RISING + data->group);
nct6694_write_msg(data->nct6694, &cmd_hd, &data->irq_trig_rising);
}
mutex_unlock(&data->irq_lock);
}
static const struct irq_chip nct6694_irq_chip = {
.name = "gpio-nct6694",
.irq_mask = nct6694_irq_mask,
.irq_unmask = nct6694_irq_unmask,
.irq_set_type = nct6694_irq_set_type,
.irq_bus_lock = nct6694_irq_bus_lock,
.irq_bus_sync_unlock = nct6694_irq_bus_sync_unlock,
.flags = IRQCHIP_IMMUTABLE,
GPIOCHIP_IRQ_RESOURCE_HELPERS,
};
static void nct6694_irq_dispose_mapping(void *d)
{
struct nct6694_gpio_data *data = d;
irq_dispose_mapping(data->irq);
}
static void nct6694_gpio_ida_free(void *d)
{
struct nct6694_gpio_data *data = d;
struct nct6694 *nct6694 = data->nct6694;
ida_free(&nct6694->gpio_ida, data->group);
}
static int nct6694_gpio_probe(struct platform_device *pdev)
{
struct device *dev = &pdev->dev;
struct nct6694 *nct6694 = dev_get_drvdata(dev->parent);
struct nct6694_gpio_data *data;
struct gpio_irq_chip *girq;
int ret, i;
char **names;
data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
if (!data)
return -ENOMEM;
data->nct6694 = nct6694;
ret = ida_alloc(&nct6694->gpio_ida, GFP_KERNEL);
if (ret < 0)
return ret;
data->group = ret;
ret = devm_add_action_or_reset(dev, nct6694_gpio_ida_free, data);
if (ret)
return ret;
names = devm_kcalloc(dev, NCT6694_NR_GPIO, sizeof(char *),
GFP_KERNEL);
if (!names)
return -ENOMEM;
for (i = 0; i < NCT6694_NR_GPIO; i++) {
names[i] = devm_kasprintf(dev, GFP_KERNEL, "GPIO%X%d",
data->group, i);
if (!names[i])
return -ENOMEM;
}
data->irq = irq_create_mapping(nct6694->domain,
NCT6694_IRQ_GPIO0 + data->group);
if (!data->irq)
return -EINVAL;
ret = devm_add_action_or_reset(dev, nct6694_irq_dispose_mapping, data);
if (ret)
return ret;
data->gpio.names = (const char * const*)names;
data->gpio.label = pdev->name;
data->gpio.direction_input = nct6694_direction_input;
data->gpio.get = nct6694_get_value;
data->gpio.direction_output = nct6694_direction_output;
data->gpio.set = nct6694_set_value;
data->gpio.get_direction = nct6694_get_direction;
data->gpio.set_config = nct6694_set_config;
data->gpio.init_valid_mask = nct6694_init_valid_mask;
data->gpio.base = -1;
data->gpio.can_sleep = false;
data->gpio.owner = THIS_MODULE;
data->gpio.ngpio = NCT6694_NR_GPIO;
platform_set_drvdata(pdev, data);
ret = devm_mutex_init(dev, &data->lock);
if (ret)
return ret;
ret = devm_mutex_init(dev, &data->irq_lock);
if (ret)
return ret;
ret = nct6694_get_irq_trig(data);
if (ret) {
dev_err_probe(dev, ret, "Failed to get irq trigger type\n");
return ret;
}
girq = &data->gpio.irq;
gpio_irq_chip_set_chip(girq, &nct6694_irq_chip);
girq->parent_handler = NULL;
girq->num_parents = 0;
girq->parents = NULL;
girq->default_type = IRQ_TYPE_NONE;
girq->handler = handle_level_irq;
girq->threaded = true;
ret = devm_request_threaded_irq(dev, data->irq, NULL, nct6694_irq_handler,
IRQF_ONESHOT | IRQF_SHARED,
"gpio-nct6694", data);
if (ret) {
dev_err_probe(dev, ret, "Failed to request irq\n");
return ret;
}
return devm_gpiochip_add_data(dev, &data->gpio, data);
}
static struct platform_driver nct6694_gpio_driver = {
.driver = {
.name = "nct6694-gpio",
},
.probe = nct6694_gpio_probe,
};
module_platform_driver(nct6694_gpio_driver);
MODULE_DESCRIPTION("USB-GPIO controller driver for NCT6694");
MODULE_AUTHOR("Ming Yu <tmyu0@nuvoton.com>");
MODULE_LICENSE("GPL");
MODULE_ALIAS("platform:nct6694-gpio");
|