blob: cd8c8e59976e5dc4b48d0e14566cf142895711d5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
* Copyright (c) 2021, Iskren Chernev <iskren.chernev@gmail.com>
*/
#include "sm6115.dtsi"
&cpu0 {
compatible = "qcom,kryo240";
};
&cpu1 {
compatible = "qcom,kryo240";
};
&cpu2 {
compatible = "qcom,kryo240";
};
&cpu3 {
compatible = "qcom,kryo240";
};
&cpu4 {
compatible = "qcom,kryo240";
};
&cpu5 {
compatible = "qcom,kryo240";
};
&cpu6 {
compatible = "qcom,kryo240";
};
&cpu7 {
compatible = "qcom,kryo240";
};
&lpass_tlmm {
compatible = "qcom,sm4250-lpass-lpi-pinctrl";
gpio-ranges = <&lpass_tlmm 0 0 27>;
lpi_i2s2_active: lpi-i2s2-active-state {
sck-pins {
pins = "gpio10";
function = "i2s2_clk";
bias-disable;
drive-strength = <8>;
output-high;
};
ws-pins {
pins = "gpio11";
function = "i2s2_ws";
bias-disable;
drive-strength = <8>;
output-high;
};
data-pins {
pins = "gpio12";
function = "i2s2_data";
bias-disable;
drive-strength = <8>;
output-high;
};
ext-mclk1-pins {
pins = "gpio18";
function = "ext_mclk1_a";
bias-disable;
drive-strength = <16>;
output-high;
};
};
};
|
