summaryrefslogtreecommitdiff
path: root/tools/testing/cxl/test/cxl.c
AgeCommit message (Expand)AuthorFilesLines
2025-11-17Merge branch 'for-6.19/cxl-elc-test' into cxl-for-nextDave Jiang1-4/+50
2025-11-17cxl/test: Add support for acpi extended linear cacheDave Jiang1-0/+21
2025-11-17cxl/test: Add cxl_test CFMWS support for extended linear cacheDave Jiang1-0/+22
2025-11-17cxl/test: Standardize CXL auto region sizeDave Jiang1-4/+7
2025-11-03cxl/port: Remove devm_cxl_port_enumerate_dports()Li Ming1-32/+0
2025-09-19Merge branch 'for-6.18/cxl-delay-dport' into cxl-for-nextDave Jiang1-19/+96
2025-09-18cxl/test: Setup target_map for cxl_test decoder initializationDave Jiang1-3/+9
2025-09-18cxl/test: Add mock version of devm_cxl_add_dport_by_dev()Dave Jiang1-2/+51
2025-09-18cxl/test: Refactor decoder setup to reduce cxl_test burdenDave Jiang1-10/+32
2025-09-17cxl: Add a cached copy of target_map to cxl_decoderDave Jiang1-4/+4
2025-09-10cxl/acpi: Rename CFMW coherency restrictionsDavidlohr Bueso1-9/+9
2025-07-01cxl_test: Limit location for fake CFMWS to mappable rangeJonathan Cameron1-1/+6
2025-05-07cxl/test: Address missing MODULE_DESCRIPTION warnings for cxl_testDave Jiang1-0/+1
2025-03-15cxl/test: Define a CFMWS capable of a 3 way HB interleaveAlison Schofield1-5/+5
2025-02-04cxl: Introduce 'struct cxl_dpa_partition' and 'struct cxl_range_info'Dan Williams1-11/+4
2025-02-04cxl: Introduce to_{ram,pmem}_{res,perf}() helpersDan Williams1-11/+14
2025-01-03driver core: Constify API device_find_child() and adapt for various usagesZijun Hu1-1/+1
2024-12-02module: Convert symbol namespace to string literalPeter Zijlstra1-2/+2
2024-10-26cxl/test: Improve init-order fidelity relative to real-world systemsDan Williams1-83/+103
2024-10-26cxl/port: Fix use-after-free, permit out-of-order decoder shutdownDan Williams1-9/+5
2024-06-26cxl/region: check interleave capabilityYao Xingtao1-0/+4
2024-04-29cxl: Fix cxl_endpoint_get_perf_coordinate() support for RCHDave Jiang1-0/+7
2024-04-08cxl: Consolidate dport access_coordinate ->hb_coord and ->sw_coord into ->coordDave Jiang1-4/+6
2024-02-17cxl/test: Add support for qos_class checkingDave Jiang1-9/+54
2023-12-23tools/testing/cxl: Add hostbridge UID string for cxl_test mock hb devicesDave Jiang1-0/+4
2023-12-05cxl: Add cxl_num_decoders_committed() usage to cxl_testDave Jiang1-2/+3
2023-10-27cxl/region: Fix x1 root-decoder granularity calculationsJim Harris1-1/+1
2023-07-21tools/testing/cxl: Remove unused SZ_512G macroXiao Yang1-4/+0
2023-06-26Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams1-20/+10
2023-06-26cxl/port: Rename CXL_DECODER_{EXPANDER, ACCELERATOR} => {HOSTONLYMEM, DEVMEM}Dan Williams1-3/+3
2023-06-25cxl: Rename 'uport' to 'uport_dev'Dan Williams1-10/+10
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationRobert Richter1-10/+0
2023-02-15Merge branch 'for-6.3/cxl-rr-emu' into cxl/nextDan Williams1-2/+4
2023-02-15cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang1-1/+2
2023-02-15cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang1-1/+2
2023-02-11Merge branch 'for-6.3/cxl-ram-region' into cxl/nextDan Williams1-10/+137
2023-02-11tools/testing/cxl: Define a fixed volatile configuration to parseDan Williams1-10/+137
2023-01-27tools/testing/cxl: Remove cxl_test module math loading messageAlison Schofield1-3/+1
2023-01-06tools/testing/cxl: Prevent cxl_test from confusing production modulesDan Williams1-0/+8
2022-12-05Merge branch 'for-6.2/cxl-xor' into for-6.2/cxlDan Williams1-2/+114
2022-12-05tools/testing/cxl: Add an RCH topologyDan Williams1-9/+141
2022-12-04tools/testing/cxl: Add XOR Math support to cxl_testAlison Schofield1-3/+115
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter1-0/+10
2022-12-03tools/testing/cxl: Make mock CEDT parsing more robustDan Williams1-4/+6
2022-11-14tools/testing/cxl: Add bridge mocking supportDan Williams1-2/+8
2022-11-14cxl: Unify debug messages when calling devm_cxl_add_dport()Robert Richter1-8/+1
2022-11-05tools/testing/cxl: Add a single-port host-bridge regression configDan Williams1-19/+278
2022-11-05tools/testing/cxl: Fix some error exitsDan Williams1-2/+2
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams1-0/+46
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams1-3/+7
generated by cgit v1.2.3 (git 2.39.0) at 2026-05-01 05:09:09 +0300