summaryrefslogtreecommitdiff
path: root/drivers/net/ethernet/mellanox/mlxsw/switchx2.c
AgeCommit message (Expand)AuthorFilesLines
2021-05-18mlxsw: Remove Mellanox SwitchX-2 ASIC supportAmit Cohen1-1691/+0
2021-02-27mlxsw: spectrum_ethtool: Add an external speed to PTYS registerDanielle Ratson1-1/+2
2020-11-24net: don't include ethtool.h from netdevice.hJakub Kicinski1-0/+1
2020-08-25mlxsw: spectrum_ethtool: Remove internal speeds from PTYS registerDanielle Ratson1-24/+1
2020-07-09mlxsw: Set port split ability attribute in driverDanielle Ratson1-1/+1
2020-07-09mlxsw: Set number of port lanes attribute in driverDanielle Ratson1-1/+1
2020-05-27mlxsw: switchx2: Move SwitchX-2 trap groups out of main enumIdo Schimmel1-0/+5
2020-05-23mlxsw: spectrum: Fix use-after-free of split/unsplit/type_set in case reload ...Jiri Pirko1-0/+8
2020-03-28mlxsw: switchx2: Remove unnecessary conversion to boolIdo Schimmel1-1/+1
2020-01-15mlxsw: switchx2: Do not modify cloned SKBs during xmitIdo Schimmel1-11/+6
2019-10-04mlxsw: Propagate extack down to register_fib_notifier()Jiri Pirko1-1/+2
2019-10-04mlxsw: Register port netdevices into net of coreJiri Pirko1-0/+1
2019-08-29mlxsw: Remove 56G speed supportAmit Cohen1-6/+0
2019-07-02mlxsw: core: Add support for using SKB control bufferPetr Machata1-0/+2
2019-04-05mlxsw: Remove ndo_get_port_parent_id implementationJiri Pirko1-13/+0
2019-04-05mlxsw: Pass switch ID through devlink_port_attrs_set()Jiri Pirko1-1/+2
2019-03-28mlxsw: Remove ndo_get_phys_port_name implementationJiri Pirko1-11/+0
2019-03-28mlxsw: Implement ndo_get_devlink_portJiri Pirko1-0/+11
2019-03-24mlxsw: Move devlink_port_attrs_set() call before registerJiri Pirko1-2/+3
2019-02-07mlxsw: Implement ndo_get_port_parent_id()Florian Fainelli1-24/+13
2018-08-09mlxsw: Replace license text with SPDX identifiers and adjust copyrightsJiri Pirko1-35/+2
2018-05-19mlxsw: use devlink helper to generate physical port nameJiri Pirko1-6/+3
2018-05-19devlink: introduce devlink_port_attrs_setJiri Pirko1-1/+1
2018-04-01mlxsw: Move "resources_query_enable" out of mlxsw_config_profileJiri Pirko1-1/+0
2018-03-22mlxsw: spectrum: Add support for auto-negotiation disable modeTal Bar1-4/+4
2017-08-12mlxsw: make mlxsw_config_profile constBhumika Goyal1-1/+1
2017-03-24mlxsw: Query maximum number of ports from firmwareIdo Schimmel1-3/+4
2017-02-08net: mellanox: switchx2: use new api ethtool_{get|set}_link_ksettingsPhilippe Reynes1-17/+30
2017-01-17Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller1-0/+1
2017-01-12mlxsw: switchx2: Fix memory leak at skb reallocationArkadi Sharshevsky1-0/+1
2017-01-09net: make ndo_get_stats64 a void functionstephen hemminger1-2/+1
2016-11-26mlxsw: Create a different trap group list for each deviceNogah Frankel1-4/+4
2016-11-26mlxsw: Change trap groups settingNogah Frankel1-3/+21
2016-11-26mlxsw: core: Change emad trap group settingsNogah Frankel1-0/+9
2016-11-26mlxsw: Add option to choose trap groupNogah Frankel1-2/+2
2016-11-26mlxsw: Change trap set functionNogah Frankel1-2/+3
2016-11-26mlxsw: switchx2: Use generic listener struct for eventsNogah Frankel1-66/+12
2016-11-26mlxsw: switchx2: Use generic listener struct for rx trapsNogah Frankel1-100/+27
2016-11-05mlxsw: Remove unused including <generated/utsrelease.h>Wei Yongjun1-1/+0
2016-10-30mlxsw: switchx2: Add IB port supportElad Raz1-19/+210
2016-10-30mlxsw: switchx2: Add eth prefix to port create and removeElad Raz1-11/+11
2016-10-30mlxsw: core: Add "eth" prefix to mlxsw_core_port_setElad Raz1-2/+2
2016-10-30mlxsw: switchx2: Add Infiniband switch partitionElad Raz1-1/+5
2016-10-30mlxsw: Make devlink port instances independent of spectrum/switchx2 port inst...Jiri Pirko1-15/+34
2016-10-30mlxsw: reg: Add eth prefix to PTYS pack and unpackElad Raz1-8/+10
2016-10-30mlxsw: switchx2: Fix port speed configurationElad Raz1-7/+23
2016-10-30mlxsw: switchx2: Add support for physical port namesElad Raz1-5/+27
2016-10-30mlxsw: switchx2: Move port used check outside port remove functionJiri Pirko1-4/+10
2016-10-30mlxsw: switchx2: Check if port is usable before calling port createJiri Pirko1-21/+11
2016-10-30mlxsw: core: Zero payload buffers for couple of registersElad Raz1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-20 21:19:51 +0300