summaryrefslogtreecommitdiff
path: root/drivers/iommu
AgeCommit message (Expand)AuthorFilesLines
2021-09-18iommu/vt-d: Update the virtual command related registersLu Baolu1-5/+5
2021-08-26iommu/vt-d: Fix incomplete cache flush in intel_pasid_tear_down_entry()Liu Yi L2-2/+14
2021-08-26iommu/vt-d: Consolidate duplicate cache invaliation codeLu Baolu2-62/+11
2021-08-26iommu: Check if group is NULL before remove deviceFrank Wunderlich1-0/+3
2021-07-20iommu/arm-smmu: Fix arm_smmu_device refcount leak in address translationXiyu Yang1-2/+6
2021-07-20iommu/arm-smmu: Fix arm_smmu_device refcount leak when arm_smmu_rpm_get failsXiyu Yang1-1/+1
2021-07-14iommu/dma: Fix compile warning in 32-bit buildsJoerg Roedel1-2/+2
2021-07-14iommu/dma: Fix IOVA reserve dma rangesSrinath Mannam1-2/+4
2021-07-14iommu/amd: Fix extended features loggingAlexander Monakov1-2/+2
2021-06-03iommu/vt-d: Use user privilege for RID2PASID translationLu Baolu2-3/+7
2021-06-03iommu/virtio: Add missing MODULE_DEVICE_TABLEBixuan Cui1-0/+1
2021-06-03iommu/vt-d: Fix sysfs leak in alloc_iommu()Rolf Eike Beer1-1/+3
2021-05-19iommu/vt-d: Remove WO permissions on second-level paging entriesLu Baolu1-1/+2
2021-05-19iommu/vt-d: Preset Access/Dirty bits for IOVA over FLLu Baolu1-2/+12
2021-05-19Revert "iommu/vt-d: Preset Access/Dirty bits for IOVA over FL"Greg Kroah-Hartman1-12/+5
2021-05-19Revert "iommu/vt-d: Remove WO permissions on second-level paging entries"Greg Kroah-Hartman1-2/+1
2021-05-19iommu/amd: Remove performance counter pre-initialization testSuravee Suthikulpanit1-23/+1
2021-05-19Revert "iommu/amd: Fix performance counter initialization"Paul Menzel1-34/+11
2021-05-14iommu/amd: Put newline after closing bracket in warningPaul Menzel1-1/+1
2021-05-14iommu/vt-d: Invalidate PASID cache when root/context entry changedLu Baolu1-9/+9
2021-05-14iommu/vt-d: Remove WO permissions on second-level paging entriesLu Baolu1-1/+2
2021-05-14iommu/vt-d: Preset Access/Dirty bits for IOVA over FLLu Baolu1-5/+12
2021-05-14iommu/vt-d: Report the right page fault addressLu Baolu1-1/+1
2021-05-14iommu/vt-d: Report right snoop capability when using FL for IOVALu Baolu3-1/+28
2021-05-14iommu/vt-d: Don't set then clear private data in prq_event_thread()Lu Baolu1-2/+2
2021-05-14iommu/arm-smmu-v3: add bit field SFM into GERROR_ERR_MASKZhen Lei1-1/+1
2021-05-14iommu/vt-d: Reject unsupported page request modesJacob Pan1-1/+11
2021-05-14iommu: Check dev->iommu in iommu_dev_xxx functionsShameer Kolothum1-9/+15
2021-03-17iommu/amd: Fix performance counter initializationSuravee Suthikulpanit1-11/+34
2021-03-17iommu/vt-d: Clear PRQ overflow only when PRQ is emptyLu Baolu1-2/+11
2021-03-11iommu/amd: Fix sleeping in atomic in increase_address_space()Andrey Ryabinin1-4/+6
2021-03-09iommu/vt-d: Fix status code for Allocate/Free PASID commandZenghui Yu1-2/+2
2021-03-04iommu/arm-smmu-qcom: Fix mask extraction for bootloader programmed SMRsIsaac J. Manjarres1-0/+2
2021-03-04iommu: Properly pass gfp_t in _iommu_map() to avoid atomic sleepingDouglas Anderson1-1/+1
2021-03-04iommu: Move iotlb_sync_map out from __iommu_mapYong Wu1-5/+18
2021-03-04iommu: Switch gather->end to the inclusive endYong Wu2-2/+2
2021-02-07iommu/vt-d: Do not use flush-queue when caching-mode is onNadav Amit1-0/+5
2021-02-07iommu/io-pgtable-arm: Support coherency for Mali LPAERobin Murphy1-1/+10
2021-02-04iommu/vt-d: Correctly check addr alignment in qi_flush_dev_iotlb_pasid()Lu Baolu1-1/+1
2021-02-04iommu/amd: Use IVHD EFR for early initialization of IOMMU featuresSuravee Suthikulpanit3-7/+60
2021-01-19iommu/vt-d: Fix unaligned addresses for intel_flush_svm_range_dev()Lu Baolu1-2/+20
2021-01-19iommu/vt-d: Update domain geometry in iommu_ops.at(de)tach_devLu Baolu1-2/+14
2021-01-19iommu/vt-d: Fix lockdep splat in sva bind()/unbind()Lu Baolu1-6/+8
2021-01-17iommu/intel: Fix memleak in intel_irq_remapping_allocDinghao Liu1-0/+2
2021-01-17iommu/vt-d: Fix misuse of ALIGN in qi_flush_piotlb()Lu Baolu1-2/+2
2021-01-17iommu/arm-smmu-qcom: Initialize SCTLR of the bypass contextBjorn Andersson1-0/+2
2021-01-12iommu/vt-d: Move intel_iommu info from struct intel_svm to struct intel_svm_devLiu Yi L1-4/+5
2020-12-30iommu/arm-smmu-qcom: Implement S2CR quirkBjorn Andersson1-0/+67
2020-12-30iommu/arm-smmu-qcom: Read back stream mappingsBjorn Andersson1-0/+23
2020-12-30iommu/arm-smmu: Allow implementation specific write_s2crBjorn Andersson2-3/+11
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-25 04:25:37 +0300