summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
6 daysdrm/amdgpu: Allocate coredump ring buffers per ringLijo Lazar2-26/+27
6 daysdrm/amdgpu: fix recursive ww_mutex acquire in amdgpu_devcoredump_formatMikhail Gavrilov3-124/+184
6 daysdrm/xe: Fix DPT allocation paths.Maarten Lankhorst1-25/+8
6 daysdrm/i915: Introduce struct intel_fb_pin_paramsVille Syrjälä5-55/+69
6 daysdrm/i915: Track fence region ID in plane stateVille Syrjälä9-41/+37
6 daysdrm/i915/pin: s/dev_priv/i915/ and drop struct drm_device usageJani Nikula1-13/+11
10 daysdrm/log: Fix infinite loop when scale is too large for displayShixiong Ou1-0/+6
10 daysdrm/log: Fix out-of-bounds read on empty message lengthShixiong Ou1-0/+3
10 daysdrm/log: Fix division by zero when scale module parameter is 0Shixiong Ou1-0/+3
10 daysdrm/xe: Fix a bug in pc_adjust_freq_bounds()Vinay Belgaumkar1-3/+10
10 daysdrm/xe: Set GT rp min frequency as 1.2GHz default for BMG/CRINareshkumar Gollakoti1-2/+30
10 daysdrm/xe/oa: Check managed mutex initialization errorsLinmao Li1-4/+5
10 daysdrm/xe/oa: Fix sync entry leak on OA config emit failureLinmao Li1-0/+4
10 daysdrm/xe/pxp: add termination on resumeDaniele Ceraolo Spurio2-50/+139
10 daysdrm/amdkfd: Add bounds check for CRAT subtype lengthWilliam Palacek1-0/+9
10 daysdrm/mediatek: mtk_dsi: Enable HS clock only at pre-enableAngeloGioacchino Del Regno1-2/+3
10 daysdrm/mediatek: Convert legacy DRM logging to drm_* helpers in mtk_dsi.cAbhishek Rajput1-10/+17
10 daysdrm/amdgpu: disallow multiple FENCE chunks in one submitJunrui Luo1-0/+4
10 daysdrm/amdgpu: Fix UVD decode image min size calculationDavid Rosca1-2/+2
10 daysdrm/amdgpu: Fix UVD dpb min size calculation for H264David Rosca1-58/+4
10 daysdrm/amdgpu: Fix UVD min buffer sizesDavid Rosca1-5/+7
10 daysdrm/amdgpu: Implement insert_end for VCE 3David Rosca1-4/+22
10 daysdrm/amdgpu: Reject UVD message with dimensions above 4096David Rosca1-2/+2
10 daysdrm/amdgpu: validate GEM_CREATE domain combinationsCandice Li1-0/+21
10 daysdrm/amdgpu: check ASPM on the dGPU host linkYang Wang1-1/+49
10 daysdrm/amdgpu: fix missing check in vm_flush()Alex Deucher1-1/+2
10 daysdrm/amdgpu: fix nbif 6.3.1 l1 low power not functionalYang Wang1-25/+17
10 daysdrm/amdgpu: Prefer default discovery offsetLijo Lazar1-0/+13
10 daysdrm/amdgpu: Reject UVD message with invalid number of h265 refsDavid Rosca1-0/+3
10 daysdrm/amd/display: fix BT.2020 YCbCr output CSC matrices for DCENathan Lucas2-6/+8
10 daysdrm/amd/display: fix BT.2020 YCbCr limited output CSC matrixNathan Lucas1-11/+20
10 daysdrm/amd/display: Fix NULL pointer dereference in amdgpu_dm_crtc_set_vblank()Samuel Pitoiset1-1/+1
10 daysdrm/radeon: fix autosuspend cleanup during teardownGuangshuo Li1-0/+1
10 daysdrm/xe/guc_ads: use uncached mapping for UM queue BOJia Yao1-1/+2
10 daysdrm/xe/guc_ads: allocate UM queues in VRAM on dGFXJia Yao2-9/+5
10 daysdrm/xe/guc_ads: allocate UM queues in a separate BOJia Yao4-32/+83
10 daysdrm/xe: Fix xe_device_probe() failureRaag Jadav1-1/+5
10 daysdrm/xe: Order ring writes before ring tail updatesMatthew Brost1-0/+7
10 daysdrm/connector/hdmi: Fix out of bounds memory readJohn Harrison1-1/+2
10 daysdrm/amdgpu/gmc12.1: fix MMHUB0 check in pasid tlb flushAlex Deucher1-1/+1
10 daysdrm/amdgpu/gmc12.1: implement tlb inv semaphoreAlex Deucher1-0/+46
10 daysdrm/amdgpu: fix aperture iounmap skipped on device removalAsad Kamal1-8/+2
10 daysdrm/amdgpu: fix JPEG v4.0.5 queue reset failure in DPG modeJesse Zhang1-4/+17
10 daysdrm/amdgpu: fix JPEG v5.0.0 queue reset failure in DPG modeJesse Zhang1-4/+17
10 daysdrm/amdgpu: fix JPEG v5.3.0 queue reset failure in DPG modeJesse Zhang1-4/+17
10 daysdrm/amdgpu: Use virtual alloc during coredumpLijo Lazar1-3/+7
10 daysdrm/radeon: restore hardware polling in fence_is_signaled to fix performance ...Wang Jiang1-0/+7
10 daysdrm/amd: Disable DP audio spread spectrum for Cyan SkillfishTravis K. Bangs1-0/+5
10 daysdrm/amdgpu/userq: serialize queue map against GPU resetJesse Zhang1-0/+5
10 daysdrm/amdgpu: read TRUNCATE_COORD_MODE on gfx12Qiang Yu1-0/+5