summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/xe/regs
AgeCommit message (Expand)AuthorFilesLines
2025-05-02drm/xe/xe3lpg: Add Wa_13012615864Tejas Upadhyay1-0/+1
2025-05-02drm/xe/ptl: Apply Wa_14023061436Nirmoy Das1-0/+3
2025-02-26drm/xe/regs: remove a duplicate definition for RING_CTL_SIZE(size)Mingcong Bai1-1/+0
2025-02-03drm/xe/oa: Preserve oa_ctrl unused bitsAshutosh Dixit1-0/+6
2025-01-09drm/xe: Fix all typos in xeNitin Gote1-1/+1
2025-01-08drm/xe: Introduce the RPa informationRodrigo Vivi1-0/+4
2024-12-13drm/xe: Initial MSI-X support for HW enginesIlia Levi2-0/+6
2024-12-10drm/xe/oa/uapi: Make OA buffer size configurableSai Teja Pottumuttu1-8/+1
2024-12-03drm/xe/vsec: Support BMG devicesMichael J. Ruhl1-0/+19
2024-11-27drm/xe/xe3lpg: Add Wa_16024792527Apoorva Singh1-0/+2
2024-11-01drm/xe: Set mask bits for CCS_MODE registerBalasubramani Vivekanandan1-1/+1
2024-10-29drm/xe/guc: Capture all available bits of GuC timestampJohn Harrison1-1/+2
2024-10-09drm/xe/xe3: Add initial set of workaroundsGustavo Sousa2-0/+4
2024-10-09drm/xe/bmg: improve cache flushing behaviourMatthew Auld1-3/+0
2024-10-08drm/xe/guc: Prepare GuC register list and update ADS size for error captureZhanjun Dong1-0/+2
2024-10-08drm/xe/guc: Use a two stage dump for GuC logs and add more infoJohn Harrison1-0/+1
2024-09-26drm/xe: Move IRQ-related registers to dedicated headerMatt Roper3-72/+82
2024-09-23drm/xe/xe2: Add performance tuning for L3 cache flushingGustavo Sousa1-0/+5
2024-09-23drm/xe/xe2: Extend performance tuning to media GTGustavo Sousa1-0/+6
2024-09-11drm/xe/oa: Enable Xe2+ PES disaggregationAshutosh Dixit1-0/+1
2024-09-11drm/xe/xe2hpg: Add Wa_15016589081Tejas Upadhyay1-0/+1
2024-09-06drm/xe/xe_gt_idle: add debugfs entry for powergating infoRiana Tauro1-0/+8
2024-09-05drm/xe: Replace double space with single space after commaNitin Gote1-1/+1
2024-08-29drm/xe/gsc: Add debugfs to print GSC infoDaniele Ceraolo Spurio1-0/+4
2024-08-14drm/xe: Define STATELESS_COMPRESSION_CTRL as mcr registerTejas Upadhyay1-1/+1
2024-08-14drm/xe: Write all slices if its mcr registerTejas Upadhyay1-1/+1
2024-08-13drm/xe/xe2hpg: Add Wa_14021821874Tejas Upadhyay1-0/+1
2024-08-07drm/xe/xe2: Add performance turning changesShekhar Chauhan1-0/+4
2024-08-03drm/xe/xe2: Introduce performance changesAkshata Jahagirdar1-0/+3
2024-08-01drm/xe/xe2: Enable Priority Mem ReadPallavi Mishra1-0/+1
2024-07-29drm/xe/xe2hpg: Introduce performance tuning changes for Xe2_HPGSai Teja Pottumuttu1-0/+1
2024-07-24drm/xe: Delete unused register from xe_regs.hHimal Prasad Ghimiray1-2/+0
2024-07-05drm/xe/bmg: implement Wa_16023588340Matthew Auld1-0/+8
2024-07-04drm/xe: Kill regs/xe_sriov_regs.hMichal Wajdeczko3-23/+12
2024-07-04drm/xe: Fix register definition order in xe_regs.hMichal Wajdeczko1-3/+3
2024-06-27Merge drm/drm-next into drm-xe-nextRodrigo Vivi1-0/+3
2024-06-19Merge drm/drm-next into drm-intel-nextJani Nikula9-78/+103
2024-06-18drm/xe/oa: Add MMIO trigger supportAshutosh Dixit1-0/+5
2024-06-18drm/xe/oa: Add OAC supportAshutosh Dixit2-0/+4
2024-06-18drm/xe/oa: Add OAR supportAshutosh Dixit1-0/+1
2024-06-18drm/xe/oa: OA stream initialization (OAG)Ashutosh Dixit1-0/+3
2024-06-18drm/xe/oa/uapi: Initialize OA unitsAshutosh Dixit1-0/+92
2024-06-07drm/xe: Cleanup force wake registers bit definitionsHimal Prasad Ghimiray1-3/+5
2024-05-31drm/xe: Move BAR definitions to dedicated fileMichal Wajdeczko1-0/+11
2024-05-31drm/xe: Move XEHP_MTCFG_ADDR register definition to xe_regs.hMichal Wajdeczko1-0/+3
2024-05-29drm/xe/hwmon: Expose card power and energy attributes of BMGKarthik Poosa1-0/+2
2024-05-29drm/xe/hwmon: Add HWMON support for BMGKarthik Poosa1-0/+5
2024-05-28drm/xe: Enable Coarse Power GatingRiana Tauro1-0/+4
2024-05-28drm/xe: Standardize power gate registersRiana Tauro1-5/+3
2024-05-23drm/xe/guc: Port over the slow GuC loading support from i915John Harrison1-0/+2
generated by cgit v1.2.3 (git 2.39.0) at 2026-01-23 10:32:53 +0300