summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm/dsi/phy
AgeCommit message (Expand)AuthorFilesLines
2020-11-04drm/msm/dsi_phy_10nm: implement PHY disablingDmitry Baryshkov1-0/+22
2020-11-04drm/msm/dsi_phy_7nm: implement PHY disablingDmitry Baryshkov1-1/+22
2020-09-12drm/msm/dsi: add support for 7nm DSI PHY/PLLJonathan Marek3-0/+361
2020-09-12drm/msm/dsi: remove unused clk_pre/clk_post in msm_dsi_dphy_timingJonathan Marek1-2/+0
2020-07-31drm/msm/dsi: Add phy configuration for SDM630/636/660Konrad Dybcio3-0/+21
2020-02-14drm/msm/dsi: save pll state before dsi host is powered offHarigovindan P1-4/+0
2019-11-05drm/msm/dsi: Add configuration for 28nm PLL on family BAngeloGioacchino Del Regno3-0/+21
2019-10-24drm/msm/dsi: Implement qcom, dsi-phy-regulator-ldo-mode for 28nm PHYStephan Gerhold1-8/+34
2019-10-10drm/msm/dsi: Remove set but not used variable 'lpx'zhengbin1-4/+2
2019-09-04drm/msm/phy/dsi_phy: silence -EPROBE_DEFER warningsBrian Masney1-5/+7
2019-09-04drm/msm: drop use of drmP.hSam Ravnborg2-0/+4
2019-06-28Merge tag 'drm-msm-next-2019-06-25' of https://gitlab.freedesktop.org/drm/msm...Dave Airlie3-4/+37
2019-06-20drm/msm/phy/dsi_phy: Set pll to NULL in case initialization failsSean Paul1-1/+3
2019-06-19drm/msm/dsi: Add parentheses to quirks check in dsi_phy_hw_v3_0_lane_settingsNathan Chancellor1-1/+1
2019-06-18drm/msm/dsi: Add old timings quirk for 10nm phyJeffrey Hugo2-3/+13
2019-06-18drm/msm/dsi: Add support for MSM8998 10nm dsi phyJeffrey Hugo3-0/+21
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 284Thomas Gleixner6-54/+6
2018-12-11drm: msm: Use DRM_DEV_* instead of dev_*Mamta Shukla6-23/+23
2018-04-19drm/msm/dsi: implement auto PHY timing calculator for 10nm PHYAbhinav Kumar3-28/+111
2018-02-20drm/msm/dsi: Populate the 10nm PHY funcsArchit Taneja1-0/+199
2018-02-20drm/msm/dsi: Add skeleton 10nm PHY/PLL codeArchit Taneja3-0/+57
2018-02-20drm/msm/dsi: check for failure on retrieving pll in dsi managerLloyd Atkinson1-3/+3
2017-10-28drm/msm/dsi: convert to msm_clk_get()Rob Clark1-1/+1
2017-08-02drm/msm/dsi: Set up runtime PM for DSIArchit Taneja1-1/+1
2017-02-06drm/msm/dsi: Add PHY/PLL for 8x96Archit Taneja3-0/+175
2017-02-06drm/msm/dsi: Add new method to calculate 14nm PHY timingsHai Li2-1/+127
2017-02-06drm/msm/dsi: Move PHY operations out of hostHai Li5-19/+36
2017-02-06drm/msm/dsi: Pass down use case to PHYHai Li2-1/+29
2017-02-06drm/msm/dsi: Return more timings from PHY to hostHai Li2-15/+16
2017-02-06drm/msm/dsi: Add a PHY op that initializes version specific stuffArchit Taneja5-9/+30
2016-07-16drm/msm/dsi: Don't get DSI index from DTArchit Taneja5-5/+39
2016-05-08drm/msm/dsi: Fix regulator API abuseArchit Taneja4-18/+5
2015-12-14drm/msm/dsi: Add support for 28nm PHY on 8960Archit Taneja3-0/+200
2015-10-22drm/msm/dsi: Updata LNn_CFG4 register settings for 28nm PHYHai Li1-4/+2
2015-10-22drm: msm: dsi: Don't attempt changing voltage of switchesBjorn Andersson1-1/+1
2015-08-16drm/msm/dsi: Make each PHY type compilation independentHai Li1-0/+4
2015-08-16drm/msm/dsi: Split PHY drivers to separate filesHai Li4-0/+853
generated by cgit v1.2.3 (git 2.39.0) at 2025-09-25 16:09:52 +0300