summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm/adreno
AgeCommit message (Expand)AuthorFilesLines
11 daysdrm/msm/a6xx: Fix out of bound IO access in a6xx_get_gmu_registersAkhil P Oommen1-1/+1
11 daysdrm/msm/a2xx: stop over-complaining about the legacy firmwareDmitry Baryshkov1-1/+1
2025-11-24drm/msm: make sure to not queue up recovery more than onceAntonino Maniscalco1-0/+3
2025-11-24drm/msm/a6xx: Fix GMU firmware parserAkhil P Oommen1-1/+4
2025-10-23drm/msm/a6xx: Fix PDC sleep sequenceAkhil P Oommen2-14/+26
2025-10-23drm/msm/adreno: De-spaghettify the use of memory barriersKonrad Dybcio2-7/+7
2025-04-25drm/msm/a6xx: Fix stale rpmh votes from GPUAkhil P Oommen1-33/+39
2025-02-08drm/msm: Check return value of of_dma_configure()Sui Jingfeng1-2/+6
2024-12-09drm/msm/adreno: Use IRQF_NO_AUTOEN flag in request_irq()Jinjie Ruan1-3/+1
2024-10-10drm/msm/adreno: Assign msm_gpu->pdev earlier to avoid nullptrsKonrad Dybcio1-0/+1
2024-10-04drm/msm/a5xx: workaround early ring-buffer emptiness checkVladimir Lypak3-0/+9
2024-10-04drm/msm/a5xx: fix races in preemption evaluation stageVladimir Lypak2-2/+23
2024-10-04drm/msm/a5xx: properly clear preemption records on resumeVladimir Lypak1-0/+2
2024-10-04drm/msm/a5xx: disable preemption in submits by defaultVladimir Lypak1-2/+6
2024-10-04drm/msm: Fix incorrect file name output in adreno_request_fw()Aleksandr Mishin1-1/+1
2024-09-18drm/msm/adreno: Fix error return if missing firmware-nameRob Clark1-1/+1
2024-06-12drm/msm/a6xx: Avoid a nullptr dereference when speedbin setting failsKonrad Dybcio1-1/+2
2024-01-26drm/msm/adreno: Fix A680 chip idBjorn Andersson1-1/+1
2023-11-20drm/msm/a6xx: Fix unknown speedbin caseKonrad Dybcio1-1/+1
2023-11-20drm/msm/adreno: Fix SM6375 GPU IDKonrad Dybcio1-1/+1
2023-08-30Merge tag 'drm-next-2023-08-30' of git://anongit.freedesktop.org/drm/drmLinus Torvalds12-404/+446
2023-08-25minmax: add in_range() macroMatthew Wilcox (Oracle)1-6/+0
2023-08-24Merge tag 'drm-msm-next-2023-08-20' of https://gitlab.freedesktop.org/drm/msm...Dave Airlie12-404/+444
2023-08-24BackMerge tag 'v6.5-rc7' into drm-nextDave Airlie4-8/+10
2023-08-17drm/msm/a6xx: Bail out early if setting GPU OOB failsKonrad Dybcio1-1/+3
2023-08-17drm/msm/a6xx: Move LLC accessors to the common headerKonrad Dybcio2-15/+15
2023-08-17drm/msm/a6xx: Introduce a6xx_llc_readKonrad Dybcio1-0/+5
2023-08-15drm/msm/adreno: Add missing MODULE_FIRMWARE macrosJuerg Haefliger1-0/+10
2023-08-14drm/msm/a690: Switch to a660_gmu.binRob Clark1-1/+1
2023-08-10drm/msm: Use drm_gem_object in submit bos tableRob Clark1-3/+3
2023-08-10drm/msm/adreno: adreno_gpu: Switch to memdup_user_nul() helperRuan Jinjie1-11/+3
2023-08-08drm/msm: Disallow relocs on a6xx+Rob Clark1-0/+2
2023-08-08drm/msm/a6xx: Fix GMU lockdep splatRob Clark2-5/+8
2023-08-08drm/msm/a2xx: Call adreno_gpu_init() earlierFabio Estevam1-4/+4
2023-08-08drm/msm/a6xx: Fix up GMU region reservationsKonrad Dybcio1-4/+4
2023-08-08drm/msm/a6xx: Improve GMU force shutdown sequenceKonrad Dybcio1-0/+7
2023-08-08drm/msm/a6xx: Ensure clean GMU state in a6xx_gmu_fw_startKonrad Dybcio1-0/+6
2023-08-08drm/msm/a6xx: Skip empty protection ranges entriesKonrad Dybcio1-2/+5
2023-08-08drm/msm/a6xx: Use descriptive bitfield names for CP_PROTECT_CNTLKonrad Dybcio1-1/+4
2023-08-08drm/msm/a6xx: Add some missing header definitionsKonrad Dybcio2-0/+5
2023-08-08drm/msm/a6xx: Fix misleading commentRob Clark1-2/+2
2023-08-08drm/msm/adreno: Switch to chip-id for identifying GPURob Clark7-105/+115
2023-08-08drm/msm/adreno: Move adreno info to configRob Clark4-17/+8
2023-08-08drm/msm/adreno: Add helper for formating chip-idRob Clark3-16/+17
2023-08-08drm/msm/adreno: Add adreno familyRob Clark3-18/+70
2023-08-08drm/msm/adreno: Bring the a630 family togetherRob Clark2-5/+6
2023-08-08drm/msm/adreno: Move speedbin mapping to device tableRob Clark3-155/+97
2023-08-08drm/msm/adreno: Allow SoC specific gpu device table entriesRob Clark2-4/+31
2023-08-08drm/msm/adreno: Use quirk to identify cached-coherent supportRob Clark2-7/+17
2023-08-08drm/msm/adreno: Use quirk identify hw_aprivRob Clark3-2/+6