summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)AuthorFilesLines
2018-03-06drm/i915/gvt: Factor out intel_vgpu_{get, put}_ppgtt_mm interfaceChangbin Du4-44/+22
2018-03-06drm/i915/gvt: Rename ggtt related functions to be more specificChangbin Du3-15/+15
2018-03-06drm/i915/gvt: Add verbose gtt shadow logsChangbin Du1-0/+18
2018-03-06drm/i915/gvt: Refine ggtt_set_shadow_entryChangbin Du1-11/+8
2018-03-06drm/i915/gvt: Refine ggtt and ppgtt root entry opsChangbin Du2-56/+75
2018-03-06drm/i915/gvt: Refine the intel_vgpu_mm reference managementChangbin Du3-19/+25
2018-03-06drm/i915/gvt: Rework shadow graphic memory management codeChangbin Du6-356/+299
2018-03-05drm/i915: Update DRIVER_DATE to 20180305Joonas Lahtinen1-2/+2
2018-03-03drm/i915/huc: Mark firmware as failed on auth failureMichal Wajdeczko1-10/+18
2018-03-03drm/i915/uc: Introduce intel_uc_suspend|resumeMichal Wajdeczko6-35/+68
2018-03-03drm/i915/execlists: Split spinlock from its irq disabling side-effectChris Wilson1-6/+29
2018-03-03drm/i915/execlists: Move irq state manipulation inside irq disabled regionChris Wilson1-4/+4
2018-03-03drm/i915: Suspend submission tasklets around wedgingChris Wilson2-1/+10
2018-03-02drm/i915: Deduplicate the code to fill the aux message headerVille Syrjälä1-12/+20
2018-03-02drm/i915: Keep the AKSV details in intel_dp_hdcp_write_an_aksv()Ville Syrjälä1-29/+13
2018-03-02drm/i915: s/intel_dp_aux_ch/intel_dp_aux_xfer/Ville Syrjälä1-9/+9
2018-03-02drm/i915/gen9, gen10: Disable FBC on planes with a misaligned Y-offsetImre Deak1-0/+11
2018-03-02drm/i915: Wedged engine mask makes more sense in hexTvrtko Ursulin1-1/+2
2018-03-02drm/i915/uc: Make GuC/HuC fw fetch and loading functions/file structure symme...Sagar Arun Kamble7-161/+191
2018-03-02drm/i915: Check for I915_MODE_FLAG_INHERITED before drm_atomic_helper_check_m...Maarten Lankhorst1-15/+8
2018-03-01drm/i915: Replace open-coded wait-for loopChris Wilson1-12/+9
2018-03-01drm/i915/perf: fix perf stream opening lockLionel Landwerlin1-27/+13
2018-03-01drm/i915/icl: Interrupt handlingMika Kuoppala2-1/+241
2018-03-01drm/i915/icl: Prepare for more ringsTvrtko Ursulin6-4/+22
2018-03-01Merge drm-next into drm-intel-next-queued (this time for real)Joonas Lahtinen33-213/+1878
2018-03-01drm/i915/dp: Add HBR3 rate (8.1 Gbps) to dp_rates arrayManasi Navare1-1/+1
2018-03-01Merge tag 'drm-intel-next-2018-02-21' of git://anongit.freedesktop.org/drm/dr...Dave Airlie73-914/+1776
2018-03-01drm/i915/dp: move link rate arrays where they're usedJani Nikula1-17/+27
2018-02-28drm/i915: Consult aux_ch instead of port in ->get_aux_clock_divider()Ville Syrjälä1-8/+5
2018-02-28drm/i915: Don't deref request->ctx inside unlocked print_request()Chris Wilson1-2/+2
2018-02-28drm/i915: Don't mangle the CTM on pre-HSWVille Syrjälä1-4/+12
2018-02-28drm/i915: Rename pipe CSC to use ilk_ prefixVille Syrjälä1-20/+19
2018-02-28drm/i915: Remove the pointless 1:1 matrix copyVille Syrjälä1-8/+9
2018-02-28Merge drm-next into drm-intel-next-queuedJoonas Lahtinen9-11/+70
2018-02-28drm/i915: Enable VBT based BL control for DPMustamin B Mustaffa1-7/+3
2018-02-28drm/i915: Repeat the GEM_BUG_ON message in the ftrace logChris Wilson1-1/+4
2018-02-28drm/i915/cnl: Add WaRsDisableCoarsePowerGatingRodrigo Vivi3-4/+5
2018-02-28drm/i915/psr: Don't avoid PSR when PSR2 conditions are not met.Rodrigo Vivi1-27/+37
2018-02-28drm/i915/psr2: Fix max resolution supported.Rodrigo Vivi1-3/+3
2018-02-27drm/i915/psr: Check for power state control capability.Dhinakaran Pandiyan1-0/+5
2018-02-27drm/i915/dp: Move comment about hw timeout to the right place.Dhinakaran Pandiyan1-3/+3
2018-02-27drm/i915/dp: Remove redundant sleep after AUX transaction length check.Dhinakaran Pandiyan1-8/+0
2018-02-27drm/i915/psr: Check for the specific AUX_FRAME_SYNC cap bit.Dhinakaran Pandiyan1-1/+1
2018-02-27drm/i915/psr: Extract PSR DPCD initialization and move it to intel_psr.cDhinakaran Pandiyan3-63/+70
2018-02-27drm/i915/frontbuffer: Mark frontbuffer flush and invalidate with might_sleep()Dhinakaran Pandiyan1-0/+2
2018-02-27drm/i915/psr: New power domain for AUX IO.Dhinakaran Pandiyan3-0/+45
2018-02-27drm/i915/guc: Fill preempt context once at init timeMichał Winiarski1-27/+69
2018-02-27drm/i915/dp: Fix the order of platforms for setting DP source ratesManasi Navare1-4/+4
2018-02-23drm/i915/preemption: Allow preemption between submission portsChris Wilson4-78/+112
2018-02-23drm/i915: Update missing parts after the rename to i915_requestMichel Thierry3-4/+4
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-26 15:48:30 +0300