summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)AuthorFilesLines
2018-03-23drm/i915: Avoid setting ring freq on invalid rps freqsMika Kuoppala1-3/+6
2018-03-08drm/i915: Index the ring frequency table by HW frequency rangeChris Wilson1-5/+4
2018-03-08drm/i915/cnl: Add Wa_2201832410Rodrigo Vivi1-0/+5
2018-03-07drm/i915/cnp: Document WaSouthDisplayDisablePWMCGEGatingRodrigo Vivi1-1/+1
2018-03-07drm/i915/cnl: document WaVFUnitClockGatingDisableRodrigo Vivi1-0/+1
2018-03-01drm/i915/icl: Interrupt handlingMika Kuoppala1-1/+6
2018-02-28drm/i915/cnl: Add WaRsDisableCoarsePowerGatingRodrigo Vivi1-1/+1
2018-02-21drm/i915: Rename drm_i915_gem_request to i915_requestChris Wilson1-2/+2
2018-02-20drm/i915: Drop WaDoubleCursorLP3Latency:ivbVille Syrjälä1-4/+0
2018-02-19drm/i915/: Initialise trans_min for skl_compute_transition_wm()Chris Wilson1-0/+1
2018-02-14drm/i915: Fixup kerneldoc for intel_pm.cChris Wilson1-0/+2
2018-02-13drm/i915: Handle RC6 counter wrapTvrtko Ursulin1-10/+54
2018-02-10drm/i915: Replace some negative Gen checksTvrtko Ursulin1-3/+3
2018-02-10drm/i915: Use INTEL_GEN everywhereTvrtko Ursulin1-4/+4
2018-02-08drm/i915: Remove superfluous worker wakeups when RPS is already boostedChris Wilson1-3/+6
2018-02-07drm/i915: Ignore minimum lines for level 0 in skl_compute_plane_wm, v2.Maarten Lankhorst1-2/+4
2018-02-01drm/i915/bxt, glk: Avoid long atomic poll during CDCLK changeImre Deak1-2/+4
2018-02-01drm/i915/bxt, glk: Increase PCODE timeouts during CDCLK freq changingImre Deak1-3/+3
2018-01-31drm/i915/gen11: fix the SAGV block time for gen11Paulo Zanoni1-1/+8
2018-01-31drm/i915/icl: NV12 y-plane ddb is not in same planeMahesh Kumar1-2/+4
2018-01-31drm/i915/icl: Fail flip if ddb allocated are less than min display buffer neededMahesh Kumar1-1/+26
2018-01-31drm/i915/icl: Do not fix dbuf block size to 512Mahesh Kumar1-7/+17
2018-01-31drm/i915/icl: Don't allocate fixed bypass path blocks for ICLMahesh Kumar1-1/+2
2018-01-22drm/i915: Increase render/media power gating hysteresis for gen9+Chris Wilson1-3/+23
2017-12-20drm/i915: Implement WaDisableVFclkgate.Rafael Antognolli1-0/+5
2017-12-12drm/i915: prefer resource_size_t for everything stolenMatthew Auld1-5/+5
2017-12-12drm/i915: make reserved struct resource centricMatthew Auld1-4/+2
2017-12-12drm/i915: make dsm struct resource centricMatthew Auld1-6/+9
2017-12-06drm/i915: add platform tag to WALucas De Marchi1-1/+1
2017-12-06drm/i915: follow single notation for workaround numberLucas De Marchi1-2/+2
2017-12-01drm/i915: Remove unsafe i915.enable_rc6Chris Wilson1-98/+44
2017-11-24drm/i915: Use exponential backoff for wait_for()Chris Wilson1-1/+1
2017-11-23drm/i915: Save/restore irq state for vlv_residency_raw()Chris Wilson1-3/+3
2017-11-22drm/i915: Convert intel_rc6_residency_us to nsTvrtko Ursulin1-14/+13
2017-11-22drm/i915: Extract intel_get_cagfTvrtko Ursulin1-0/+14
2017-11-21drm/i915: Use enum i9xx_plane_id for the .get_fifo_size() hooksVille Syrjälä1-17/+19
2017-11-21drm/i915: Don't use GEN6_RC_VIDEO_FREQ on gen10+David Weinehall1-3/+4
2017-11-17Revert "drm/i915: Display WA #1133 WaFbcSkipSegments:cnl, glk"Radhakrishna Sripada1-12/+0
2017-11-17drm/i915: Calculate g4x intermediate watermarks correctlyMaarten Lankhorst1-7/+20
2017-11-17drm/i915: Calculate vlv/chv intermediate watermarks correctly, v3.Maarten Lankhorst1-6/+18
2017-11-14drm/i915: Unify SLICE_UNIT_LEVEL_CLKGATE w/a for cnlChris Wilson1-3/+5
2017-11-12drm/i915: Remove Gen9 WAs with no effectOscar Mateo1-3/+0
2017-11-12drm/i915: Remove redundant intel_autoenable_gt_powersave()Chris Wilson1-66/+0
2017-11-10drm/i915: Move GT powersaving init to i915_gem_init()Chris Wilson1-2/+0
2017-11-08drm/i915: Move init_clock_gating() back to where it wasVille Syrjälä1-26/+18
2017-11-07drm/i915: Prevent unbounded wm results in g4x_compute_wm()Chris Wilson1-7/+7
2017-10-27drm/i915: Calculate ironlake intermediate watermarks correctly, v2.Maarten Lankhorst1-1/+8
2017-10-27drm/i915: Do not rely on wm preservation for ILK watermarksMaarten Lankhorst1-30/+21
2017-10-25drm/i915/cnl: Allow 2 pixel per clock on Cannonlake.Rodrigo Vivi1-1/+2
2017-10-24drm/i915/cnl: Get RC6 working.Rodrigo Vivi1-4/+11
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-26 17:07:17 +0300