summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_display_power_well.c
AgeCommit message (Expand)AuthorFilesLines
2023-08-31drm/i915/mtl: Add TC port lockdep assert to AUX power well enablingImre Deak1-0/+5
2023-05-16drm/i915/irq: split out display irq handlingJani Nikula1-0/+1
2023-04-27drm/i915/display: Increase AUX timeout for Type-CSuraj Kandpal1-1/+2
2023-04-19drm/i915: use explicit includes for i915_reg.h and i915_irq.hJani Nikula1-0/+1
2023-03-30drm/i915/aux: split out DP AUX regs to a separate fileJani Nikula1-0/+1
2023-03-30drm/i915: Make utility pin asserts more accurateVille Syrjälä1-2/+4
2023-03-06drm/i915/power: move dc state members to struct i915_power_domainsJani Nikula1-13/+18
2023-02-21drm/i915/display/power: use intel_de_rmw if possibleAndrzej Hajda1-57/+25
2023-02-18drm/i915: s/PIPECONF/TRANSCONF/Ville Syrjälä1-4/+4
2023-02-14drm/i915: Consult the registered encoders for the ICL combo PHY w/aVille Syrjälä1-1/+14
2022-10-26drm/i915/tgl+: Sanitize DKL PHY register definitionsImre Deak1-1/+1
2022-10-26drm/i915/tgl+: Move DKL PHY register definitions to intel_dkl_phy_regs.hImre Deak1-0/+1
2022-10-26drm/i915/tgl+: Add locking around DKL PHY register accessesImre Deak1-4/+3
2022-09-13drm/i915/mtl: Add display power wellsImre Deak1-0/+44
2022-09-09drm/i915: Extract skl_watermark.cVille Syrjälä1-1/+1
2022-08-31drm/i915/reg: stop using implicit dev_priv in DSPCLK_GATE_DJani Nikula1-2/+2
2022-08-31drm/i915: move dbuf under display sub-structJani Nikula1-1/+1
2022-08-31drm/i915: move and group power related members under display.powerJani Nikula1-28/+28
2022-08-31drm/i915: move and group cdclk under display.cdclkJani Nikula1-1/+1
2022-08-29drm/i915: move dmc to display.dmcJani Nikula1-9/+9
2022-08-16drm/i915/backlight: split out backlight registers to a separate fileJani Nikula1-0/+1
2022-05-20drm/i915/pcode: Extend pcode functions for multiple gt'sAshutosh Dixit1-2/+2
2022-04-20drm/i915: Fixup merge of the power well refactor patchsetImre Deak1-17/+3
2022-04-20drm/i915: Simplify power well definitions by adding power well instancesImre Deak1-32/+40
2022-04-20drm/i915: Convert the u64 power well domains mask to a bitmapImre Deak1-2/+2
2022-04-20drm/i915: Convert the power well descriptor domain mask to an array of domainsImre Deak1-1/+1
2022-04-20drm/i915: Move the HSW power well flags to a common bitfieldImre Deak1-8/+8
2022-04-20drm/i915: Move the dg2 fixed_enable_delay power well param to a common bitfieldImre Deak1-3/+2
2022-04-20drm/i915: Move per-platform power well hooks to intel_display_power_well.cImre Deak1-0/+1806
2022-02-28drm/i915: Move intel_display_power_well_is_enabled() to intel_display_power_w...Imre Deak1-0/+33
2022-02-28drm/i915: Add functions to get a power well's state/name/domains/mask/refcountImre Deak1-0/+31
2022-02-28drm/i915: Add function to call a power well's sync_hw() hookImre Deak1-0/+8
2022-02-28drm/i915: Move power well get/put/enable/disable functions to a new fileImre Deak1-0/+41
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-11 05:18:30 +0300