summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include
AgeCommit message (Expand)AuthorFilesLines
2022-04-11drm/amdgpu: Use flexible array memberLijo Lazar1-1/+1
2022-04-09drm/amdgpu: expand cg_flags from u32 to u64Evan Quan1-33/+33
2022-03-28drm/amdgpu/vcn: Add vcn and jpeg ver 2.6 ras register definitionMohammad Zafar Ziya2-0/+37
2022-02-25drm/amdgpu: config HDP_MISC_CNTL.READ_BUFFER_WATERMARKXiaogang Chen1-0/+2
2022-02-18drm/amd/include: add DCN 3.1.5 registersQingqing Zhuo4-0/+192842
2022-02-18drm/amdgpu: add mp 13.0.5 header filesYifan Zhang2-0/+1127
2022-02-17drm/amd/include: Add MP 13.0.8 register headersLeo Li2-0/+1013
2022-02-17drm/amd/include: Add register headers for DCN 3.1.6Leo Li4-0/+226509
2022-02-14drm/amdgpu: print more error infoStanley.Yang1-0/+6
2022-02-10drm/amdkfd: Remove unused old debugger implementationMukul Joshi1-9/+0
2022-02-08drm/amdgpu: move dpcs_3_0_3 headers from dcn to dpcsAlex Deucher2-0/+0
2022-02-08drm/amdgpu: move dpcs_3_0_0 headers from dcn to dpcsAlex Deucher2-0/+0
2022-02-08drm/amdgpu: add missing license to dpcs_3_0_0 headersAlex Deucher2-0/+14
2022-02-03amdgpu/pm: Implement new API function "emit" that accepts buffer base and wri...Darren Powell1-0/+1
2022-01-26drm/amdgpu: suppress the warning about enum value 'AMD_IP_BLOCK_TYPE_NUM'Evan Quan1-0/+1
2022-01-15drm/amd/pm: correct the checks for fan attributes supportEvan Quan1-2/+2
2022-01-15drm/amd/pm: revise the performance level setting APIsEvan Quan1-2/+0
2022-01-15drm/amd/pm: do not expose the smu_context structure used internally in powerEvan Quan1-0/+3
2022-01-15drm/amd/pm: optimize the amdgpu_pm_compute_clocks() implementationsEvan Quan1-1/+1
2022-01-15drm/amd/pm: create a new holder for those APIs used only by legacy ASICs(si/kv)Evan Quan1-0/+1
2022-01-15drm/amd/pm: do not expose implementation details to other blocks out of powerEvan Quan1-0/+4
2021-12-16drm/amdgpu: add support for IP discovery gc_info table v2Alex Deucher1-0/+49
2021-12-16drm/amdgpu: clean up some leftovers from bring upAlex Deucher2-14/+0
2021-12-14drm/amd: Mark IP_BASE definition as __maybe_unusedIsabella Basso2-7/+7
2021-12-14drm/amd/display: Add feature flags to disable LTTPRAurabindo Pillai1-0/+2
2021-12-02amdgpu/pm: Create shared array of power profile name stringsDarren Powell1-0/+4
2021-11-22drm/amd/pm: Add STB support in sienna_cichlidAndrey Grodzovsky2-0/+19
2021-11-22drm/amd/pm: avoid duplicate powergate/ungate settingEvan Quan1-1/+2
2021-11-18drm/amdkfd: remove kgd_dev declaration and initializationGraham Sider1-2/+0
2021-11-18drm/amdkfd: replace kgd_dev in various kfd2kgd funcsGraham Sider1-15/+14
2021-11-18drm/amdkfd: replace kgd_dev in hqd/mqd kfd2kgd funcsGraham Sider1-12/+13
2021-11-18drm/amdkfd: add amdgpu_device entry to kfd_devGraham Sider1-0/+1
2021-10-20drm/amd/display: Disable hdmistream and hdmichar clocksJake Wang2-0/+10
2021-10-13drm/amd/display: Enable PSR by default on newer DCNNicholas Kazlauskas1-2/+3
2021-10-04drm/amdgpu: add HWID of SDMA instance 2 and 3Guchun Chen1-0/+2
2021-09-30drm/amdgpu: add cyan_skillfish asic header filesZhan Liu6-0/+29456
2021-09-30gpu: amd: replace open-coded offsetof() with builtinArnd Bergmann1-1/+1
2021-09-30drm/amd/amdgpu: Add missing mp_11_0_8_sh_mask.h headerTom St Denis1-0/+355
2021-09-28drm/amdgpu: add poison mode query for DF (v2)Tao Zhou2-0/+137
2021-09-23drm/amd/display: Fix B0 USB-C DP Alt modeLiu, Zhan1-0/+27
2021-09-01drm/amd/display: Add DP 2.0 BIOS and DMUB SupportFangzhi Zuo1-0/+4
2021-08-16drm/amd/pm: drop the unnecessary intermediate percent-based transitionEvan Quan1-2/+2
2021-08-16drm/amd/pm: correct the fan speed RPM retrievingEvan Quan1-0/+3
2021-08-16drm/amd/pm: correct the fan speed PWM retrievingEvan Quan2-0/+6
2021-08-12drm/amdkfd: CWSR with software schedulerMukul Joshi1-0/+3
2021-08-06drm/amdgpu: set RAS EEPROM address from VBIOSJohn Clements1-1/+1
2021-08-06drm/amd/amdgpu: add regCP_MEx_INT_STAT_DEBUG for Aldebaran debuggingTom St Denis2-0/+58
2021-07-23drm/amdgpu: add mp 11.0.8 header for cyan_skillfishLang Yu1-0/+352
2021-07-23drm/amdgpu: dynamic initialize ip offset for cyan_skillfishTao Zhou1-0/+714
2021-07-23drm/amdgpu: add cyan_skillfish asic typeTao Zhou1-0/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-15 16:55:37 +0300