summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/asic_reg
AgeCommit message (Expand)AuthorFilesLines
2021-04-21drm/amdgpu: only harvest gcea/mmea error status in arcturusHawking Zhang1-0/+16
2021-04-09drm/amd/amdgpu: Add CP_IB1_BASE_* to gc_10_3_0 headersTom St Denis2-0/+15
2021-03-10drm/amdgpu: add vcn v2_6_0 ip headers (v3)Hawking Zhang2-0/+5997
2021-03-10drm/amdgpu: add umc v6_7_0 ip headers (v3)Hawking Zhang2-0/+13416
2021-03-10drm/amdgpu: add thm v13_0_2 ip headers (v3)Hawking Zhang2-0/+1643
2021-03-10drm/amdgpu: add sdma v4_4_0 ip headers (v2)Hawking Zhang2-0/+19146
2021-03-10drm/amdgpu: add smuio v13_0_2 ip headers (v3)Hawking Zhang2-0/+1679
2021-03-10drm/amdgpu: add mp v13_0_2 ip headers (v3)Hawking Zhang2-0/+892
2021-03-10drm/amdgpu: add mmhub v1_7 ip headers (v3)Hawking Zhang2-0/+37303
2021-03-10drm/amdgpu: add gc v9_4_2 ip headers (v3)Hawking Zhang2-0/+40632
2021-03-05drm/amd/amdgpu: Add missing BASE_IDX to dcn registerTom St Denis1-1/+1
2021-02-09drm/amdgpu: add SMUIO 11.0.6 register headersLikun Gao2-0/+76
2020-12-23drm/amdgpu: add osssys v4_2 ip headers (v2)Hawking Zhang2-0/+1645
2020-11-10drm/amdgpu: Add and use seperate reg headers for dcn302Bhawanpreet Lakha2-0/+78535
2020-10-23drm/amdgpu: add GC 10.3 NOALLOC registersAlex Deucher3-0/+36
2020-10-15drm/amdgpu: add missing newline at eofTom Rix1-1/+1
2020-10-05drm/amdgpu: add vangogh asic header files (v2)Huang Rui11-0/+266481
2020-09-23drm/amdgpu: update athub interrupt harvesting handleStanley.Yang1-1/+3
2020-09-18drm/amdgpu: add VCN 3.0 AV1 registersAlex Deucher1-0/+34
2020-09-18drm/amdgpu: add the GC 10.3 VRS registersAlex Deucher3-0/+56
2020-09-18drm/amd/amdgpu: add mmUVD_FW_STATUS register to uvd700Tom St Denis2-0/+23
2020-08-26drm/amdgpu: fix up DCHUBBUB_SDPIF_MMIO_CNTRL_0 handlingAlex Deucher1-2/+0
2020-08-24drm/amd/display: remove unintended executable modeLukas Bulwahn4-0/+0
2020-08-17drm/amd/display: Add DSC_DBG_EN shift/mask for dcn3Bhawanpreet Lakha1-0/+22
2020-07-27drm/amdgpu: add some required DCE6 registers (v7)Alex Deucher2-0/+180
2020-07-27drm/amdgpu: add umc v8_7_0 IP headersJohn Clements2-0/+112
2020-07-27drm/amd/amdgpu: Add RLC_CGTT_MGCG_OVERRIDE to gfx 10.3 headersTom St Denis2-0/+27
2020-07-01drm amdgpu: SI UVD registersSonny Jiang2-0/+902
2020-07-01drm/amd/amdgpu: Fix offset for SQ_DEBUG_STS_GLOBAL on gfx10 (v2)Tom St Denis2-4/+4
2020-07-01drm/amd/amdgpu: Fix SQ_DEBUG_STS_GLOBAL* registersTom St Denis5-13/+26
2020-07-01drm/amd/amdgpu: Add SQ_DEBUG_STS_GLOBAL* registers/bitsTom St Denis10-5/+109
2020-07-01drm/amd/amdgpu: Add SQ debug registers to GFX9/GFX10 headers (v2)Tom St Denis10-0/+59
2020-06-03drm/amd/display: Add dcn30 Headers (v2)Jerry (Fangzhi) Zuo4-0/+92947
2020-06-03drm/amdgpu: add VCN3.0 register headers (v2)Leo Liu2-0/+7038
2020-06-03drm/amdgpu: Add ATHUB 2.1 header files (v2)Yong Zhao2-0/+2901
2020-06-03drm/amdgpu: add GC 10.3 header files (v2)Likun Gao3-0/+68433
2020-05-12drm/amd/amdgpu: Add missing GRBM bits for GFX 10.1Tom St Denis1-0/+4
2020-04-01drm/amd/amdgpu: Fix SMUIO/PWR Confusion (v2)Tom St Denis2-0/+8
2020-04-01drm/amd/amdgpu: Move PWR_MISC_CNTL_STATUS to its own headerTom St Denis4-7/+57
2020-04-01drm/amd/amdgpu: Add missing SMUIO v12 register to headersTom St Denis2-0/+55
2020-04-01drm/amdgpu: cleanup all virtualization detection routineMonk Liu3-0/+6
2020-04-01drm/amd/amdgpu: Add GFX9.1 PWR_MISC_CNTL_STATUS register to headersTom St Denis2-0/+7
2020-03-06drm/amdgpu: add wafl2 ip headersHawking Zhang2-0/+98
2020-03-06drm/amdgpu: add xgmi ip headersHawking Zhang2-0/+98
2020-02-25amdgpu/gmc_v9: save/restore sdpif regs during S3Shirish S1-0/+2
2020-01-31drm/amdgpu: Enable DISABLE_BARRIER_WAITCNT for ArcturusJoseph Greathouse1-2/+4
2020-01-23drm/amdgpu: add EDC counter registers of gc for ArcturusDennis Li2-0/+1012
2020-01-23drm/amdgpu: update mmhub 9.4.1 header files for AcrturusDennis Li1-0/+128
2020-01-23drm/amdgpu: added support to get mGPU DRAM baseJohn Clements2-0/+11
2020-01-16drm/amd/include: Add OCSC registersRodrigo Siqueira4-2/+24
generated by cgit v1.2.3 (git 2.39.0) at 2026-05-12 15:39:34 +0300