summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/include
AgeCommit message (Expand)AuthorFilesLines
2021-11-22drm/amd/display: Enable DSC over eDPMikita Lipski1-0/+1
2021-11-22drm/amd/display: Drop config guard for DC_LOG_DP2Leo (Hanghong) Ma1-4/+0
2021-11-18drm/amd/display: To support sending TPS3 pattern when restoring linkRobin Chen1-0/+3
2021-11-03Merge tag 'drm-next-2021-11-03' of git://anongit.freedesktop.org/drm/drmLinus Torvalds10-3/+140
2021-10-28drm/amd/display: add two lane settings training optionsWenjing Liu1-1/+0
2021-10-28drm/amd/display: decouple hw_lane_settings from dpcd_lane_settingsWenjing Liu1-1/+4
2021-10-28drm/amd/display: implement decide lane settingsWenjing Liu1-0/+17
2021-10-28drm/amd/display: Handle I2C-over-AUX write channel status updateAric Cyr1-0/+3
2021-10-28drm/amd/display: Implement fixed DP drive settingsGeorge Shen2-0/+7
2021-10-28BackMerge tag 'v5.15-rc7' into drm-nextDave Airlie1-1/+1
2021-10-20drm/amdgpu: support B0&B1 external revision id for yellow carpAaron Liu1-1/+1
2021-10-20drm/amdgpu: support B0&B1 external revision id for yellow carpAaron Liu1-1/+1
2021-10-06drm/amd/display: USB4 bring up set correct addressJude Shih1-1/+1
2021-10-05drm/amd/display: USB4 bring up set correct addressJude Shih1-1/+1
2021-10-04drm/amd/display: add cyan_skillfish display supportZhan Liu2-0/+2
2021-09-14drm/amd/display: Fix for null pointer access for ddc pin and aux engine.Meenakshikumar Somasundaram1-1/+1
2021-09-14drm/amd/display: Add DPCD writes at key pointsLeo (Hanghong) Ma2-0/+17
2021-09-01drm/amd/display: Add DP 2.0 SST DC SupportFangzhi Zuo3-1/+45
2021-09-01drm/amd/display: Add DP 2.0 BIOS and DMUB SupportFangzhi Zuo1-0/+8
2021-09-01drm/amd/display: Add DP 2.0 HPO Link EncoderFangzhi Zuo1-0/+17
2021-09-01drm/amd/display: Add DP 2.0 HPO Stream EncoderFangzhi Zuo2-0/+20
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher2-4/+0
2021-06-04drm/amd/display: Add DCN3.1 yellow carp asic family IDsNicholas Kazlauskas2-0/+16
2021-05-27drm/amd/display/dc/gpio/gpio_service: Pass around correct dce_{version, envir...Lee Jones1-2/+2
2021-05-27drm/amd/display: add exit training mode and update channel coding in LTWenjing Liu1-0/+1
2021-05-20drm/amd/display: Initial DC support for Beige GobyAurabindo Pillai2-1/+4
2021-05-20drm/amd/display: consider channel coding in configure lttpr modeWenjing Liu1-0/+1
2021-05-11drm/amd/display: minor dp link training refactorWenjing Liu1-0/+6
2021-05-11drm/amd/display: Add fallback and abort paths for DP link training.Jimmy Kizito1-0/+2
2021-04-09drm/amd/display: Use pr_debug in DM to prevent dmesg floodingVictor Lu1-0/+3
2020-11-24drm/amd/display: Add internal display infoYongqiang Sun1-0/+5
2020-11-14drm/amd/display/dc/core/dc_link_ddc: Move DP_DVI_CONVERTER_ID_{4, 5} to where...Lee Jones1-4/+0
2020-11-14drm/amd/display/dc/core/dc_link_dp: Move DP_VGA_LVDS_CONVERTER_ID_{2, 3} to w...Lee Jones1-4/+0
2020-11-10drm/amd/display/dc/basics/fixpt31_32: Move variables to where they're usedLee Jones1-6/+0
2020-11-10Merge v5.10-rc3 into drm-nextDaniel Vetter1-0/+4
2020-11-05drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)Alex Deucher3-16/+0
2020-11-04drm/amdgpu/display: remove DRM_AMD_DC_GREEN_SARDINEAlex Deucher1-2/+0
2020-11-04drm/amd/display: Add green_sardine support to DCRoman Li1-0/+6
2020-10-30drm/amdgpu/display: remove DRM_AMD_DC_GREEN_SARDINEAlex Deucher1-2/+0
2020-10-26drm/amd/display: Using udelay for specific dongle while edid return deferjinlong zhang1-0/+2
2020-10-26drm/amd/display: Source minimum HBlank supportAshley Thomas1-0/+1
2020-10-12drm/amd/display: Add green_sardine support to DCRoman Li1-0/+6
2020-10-12drm/amd/display: Add support for DCN302 (v2)Bhawanpreet Lakha2-1/+8
2020-10-05drm/amd/display: Add dcn3.01 support to DC (v2)Roman Li3-0/+32
2020-09-16drm/amd/display: get socBB from VBIOSJun Lei1-0/+6
2020-09-16drm/amd/display: add option to override cr training patternWenjing Liu1-0/+1
2020-08-17drm/amd/display: fix pow() crashing when given base 0Krunoslav Kovac1-0/+3
2020-08-17drm/amd/display: Call DMUB for eDP power controlChris Park1-0/+7
2020-07-27drm/amd/display: add asics info for SI partsMauro Rossi2-0/+43
2020-07-27drm/amd/display: Check lane status again after link training doneMartin Tsai1-0/+2
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-21 21:17:50 +0300