summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/dcn21
AgeCommit message (Expand)AuthorFilesLines
2022-04-06drm/amdgpu/display: change pipe policy for DCN 2.1Benjamin Marty1-1/+1
2022-03-15drm/amd/display: move FPU operations from dcn21 to dml/dcn20 folderMelissa Wen3-581/+25
2022-03-15drm/amd/display: move FPU-related code from dcn20 to dml folderMelissa Wen1-1/+7
2021-12-30drm/amd/display: Changed pipe split policy to allow for multi-display pipe splitAngus Wang1-1/+1
2021-12-14drm/amd/display: fix function scopesIsabella Basso4-30/+27
2021-12-14drm/amd: append missing includesIsabella Basso1-0/+2
2021-12-02drm/amd/display: Add DP-HDMI FRL PCON Support in DCFangzhi Zuo1-0/+2
2021-10-06drm/amd/display: Re-arrange FPU code structure for dcn2xQingqing Zhuo1-1/+1
2021-08-06drm/amd/display: Move specific DCN2x code that uses FPU to DMLRodrigo Siqueira1-0/+2
2021-07-27drm/amd/display: Add missing DCN21 IP parameterVictor Lu1-0/+1
2021-07-23drm/amd/display: Enable eDP ILR on DCN2.1Michael Strauss1-1/+2
2021-07-21drm/amd/display: log additional register state for debugJosip Pavic3-2/+15
2021-06-08drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers2-2/+4
2021-06-08drm/amd/display: Add Interface to set FIFO ERRDET SW OverrideWesley Chalmers1-0/+1
2021-06-08drm/amd/display: Revert "Fix clock table filling logic"Ilya Bakoulin1-21/+12
2021-06-08drm/amd/display: Refactor visual confirmWyatt Wood1-2/+1
2021-05-27Revert "drm/amd/display: Refactor and add visual confirm for HW Flip Queue"Qingqing Zhuo1-1/+0
2021-05-20drm/amd/display: Refactor and add visual confirm for HW Flip QueueWyatt Wood1-0/+1
2021-05-11drm/amd/display: Fix clock table filling logicIlya Bakoulin1-12/+21
2021-04-29drm/amd/display: Added multi instance support for ABMJake Wang1-1/+1
2021-04-15drm/amd/display: Added support for multiple eDP BL controlJake Wang1-0/+2
2021-04-09drm/amd/display: Add function and debugfs to dump DCC_EN bitVictor Lu1-1/+2
2021-04-09drm/amd/display: revert max lb lines changeDmytro Laktyushkin1-1/+1
2021-04-09drm/amd/display: hide VGH asic specific structsDmytro Laktyushkin1-1/+0
2021-03-24drm/amd/display: Separate caps for maximum RGB and YUV plane countsAtufa Khan1-0/+2
2021-03-24drm/amd/display: use max lb for latency hidingDmytro Laktyushkin1-3/+6
2021-03-24drm/amd/display: remove duplicate include in dcn21 and gpioZhang Yunkai1-1/+0
2021-03-24drm/amd/display: Revert dram_clock_change_latency for DCN2.1Sung Lee1-1/+1
2021-03-24drm/amd/display: Enable pflip interrupt upon pipe enableQingqing Zhuo1-0/+1
2021-03-05drm/amdgpu/display: use GFP_ATOMIC in dcn21_validate_bandwidth_fp()Holger Hoffstätte1-1/+1
2021-03-05drm/amd/display: Fix nested FPU context in dcn21_validate_bandwidth()Holger Hoffstätte1-4/+0
2021-02-19drm/amd/display: Old sequence for HUBP blankAurabindo Pillai1-1/+0
2021-02-19drm/amd/display: Copy over soc values before bounding box creationSung Lee1-0/+5
2021-02-19drm/amd/display: Populate dcn2.1 bounding box before state duplicationSung Lee1-2/+2
2021-02-19drm/amd/display: Add FPU wrappers to dcn21_validate_bandwidth()Jan Kokemüller1-2/+18
2021-02-09drm/amd/display: Initialize dmub_rb_cmd unions to 0Wyatt Wood1-1/+3
2021-02-02drm/amd/display: Add more Clock Sources to DCN2.1Sung Lee1-0/+10
2021-01-21drm/amd/display: Update dram_clock_change_latency for DCN2.1Jake Wang1-1/+1
2021-01-14drm/amd/display: New sequence for HUBP blankWesley Chalmers1-0/+1
2021-01-05drm/amdgpu/display: drop DCN support for aarch64Alex Deucher1-4/+0
2020-12-15drm/amd/display: Adding prototype for dccg21_update_dpp_dto()Souptick Joarder1-0/+1
2020-12-09drm/amd/display: Revert DCN2.1 dram_clock_change_latency updateMichael Strauss1-1/+1
2020-12-02drm/amd/display: Update dram_clock_change_latency for DCN2.1Sung Lee1-1/+1
2020-11-24drm/amd/display: To update backlight restore mechanismCamille Cho1-1/+3
2020-11-16drm/amd/display: Populate hostvm parameter before DML calculationSung Lee2-1/+3
2020-11-10drm/amd/display: cap dpp dto phase not more than modulo.Yongqiang Sun1-21/+25
2020-11-10drm/amd/display: update dpp dto phase and modulo.Yongqiang Sun4-2/+164
2020-11-10drm/amd/display: force use sRGB for video TF is sRGB or BT709Jing Zhou1-0/+1
2020-11-10drm/amd/display: Prevent freesync power optimization during validationIsabel Zhang1-10/+18
2020-11-10drm/amd/display: Add fallback to prefetch mode 1 if 0 failsIsabel Zhang1-6/+22
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-19 01:07:17 +0300