summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu
AgeCommit message (Expand)AuthorFilesLines
9 daysdrm/amdgpu: Forward VMID reservation errorsNatalie Vock1-2/+4
9 daysdrm/amdgpu: add missing lock to amdgpu_ttm_access_memory_sdmaPierre-Eric Pelloux-Prayer1-0/+2
2025-12-07drm/amdgpu: fix cyan_skillfish2 gpu info fw handlingAlex Deucher1-0/+2
2025-12-01drm/amdgpu: Skip emit de meta data on gfx11 with rs64 enabledYifan Zha1-2/+2
2025-11-24drm/amdgpu: Fix NULL pointer dereference in VRAM logic for APU devicesJesse.Zhang3-6/+7
2025-11-24drm/amd: Fix suspend failure with secure display TAMario Limonciello1-1/+4
2025-11-24drm/amdgpu: Fix function header names in amdgpu_connectors.cSrinivasan Shanmugam1-3/+12
2025-11-24drm/amdgpu: reject gang submissions under SRIOVChristian König1-1/+1
2025-11-24drm/amd: Avoid evicting resources at S5Mario Limonciello (AMD)1-0/+4
2025-11-24drm/amdgpu: Use memdup_array_user in amdgpu_cs_wait_fences_ioctlTvrtko Ursulin1-14/+5
2025-11-24drm/amdgpu: add support for cyan skillfish gpu_infoAlex Deucher1-0/+4
2025-11-24drm/amdgpu: don't enable SMU on cyan skillfishAlex Deucher1-1/+4
2025-11-24drm/amd: add more cyan skillfish PCI idsAlex Deucher1-0/+5
2025-11-24drm/amdgpu: Respect max pixel clock for HDMI and DVI-D (v2)Timur Kristóf1-13/+44
2025-11-24drm/amdgpu/jpeg: Hold pg_lock before jpeg poweroffSathishkumar S1-2/+4
2025-10-23drm/amd: Check whether secure display TA loaded successfullyMario Limonciello1-1/+1
2025-10-23drm/amdgpu: use atomic functions with memory barriers for vm fault infoGui-Dong Han3-11/+8
2025-10-15drm/amdgpu: Power up UVD 3 for FW validation (v2)Timur Kristóf1-4/+25
2025-10-02minmax: make generic MIN() and MAX() macros available everywhereLinus Torvalds1-0/+2
2025-09-19drm/amdgpu: fix a memory leak in fence cleanup when unloadingAlex Deucher1-3/+0
2025-09-19drm/amdgpu/vcn4: Fix IB parsing with multiple engine info packagesDavid Rosca1-31/+21
2025-09-19drm/amdgpu/vcn: Allow limiting ctx to instance 0 for AV1 at any timeDavid Rosca2-8/+16
2025-09-09drm/amd/amdgpu: Fix missing error return on kzalloc failureColin Ian King1-1/+1
2025-09-09drm/amdgpu: Replace DRM_* with dev_* in amdgpu_psp.cHawking Zhang1-69/+75
2025-09-09Revert "drm/amdgpu: Avoid extra evict-restore process."Alex Deucher1-2/+4
2025-09-09drm/amdgpu: drop hw access in non-DC audio finiAlex Deucher4-20/+0
2025-09-04Revert "drm/amdgpu: fix incorrect vm flags to map bo"Alex Deucher1-2/+2
2025-08-28drm/amdgpu: update mmhub 3.0.1 client id mappingsAlex Deucher1-25/+32
2025-08-28drm/amdgpu: Avoid extra evict-restore process.Gang Ba1-4/+2
2025-08-28drm/amdgpu: fix incorrect vm flags to map boJack Xiao1-2/+2
2025-07-24drm/amdgpu/gfx8: reset compute ring wptr on the GPU on resumeEeli Haapalainen1-0/+1
2025-07-06drm/amdgpu: switch job hw_fence to amdgpu_fenceAlex Deucher6-32/+32
2025-07-06drm/amdgpu: Add kicker device detectionFrank Min2-0/+23
2025-07-06drm/amdgpu: amdgpu_vram_mgr_new(): Clamp lpfn to total vramJohn Olender1-1/+1
2025-06-04drm/amdgpu: enlarge the VBIOS binary size limitShiwu Zhang1-1/+1
2025-06-04drm/amdgpu: reset psp->cmd to NULL after releasing the bufferJiang Liu1-3/+2
2025-06-04drm/amdgpu: Set snoop bit for SDMA for MI seriesHarish Kasiviswanathan3-0/+83
2025-06-04drm/amdgpu: Do not program AGP BAR regs under SRIOV in gfxhub_v1_0.cVictor Lu1-5/+5
2025-06-04drm/amdgpu: Update SRIOV video codec capsDavid Rosca2-16/+10
2025-06-04drm/amdgpu: Allow P2P access through XGMIFelix Kuehling1-1/+29
2025-05-22drm/amdgpu: fix pm notifier handlingAlex Deucher2-22/+6
2025-05-22Revert "drm/amd: Stop evicting resources on APUs in suspend"Alex Deucher3-29/+2
2025-05-22drm/amd: Add Suspend/Hibernate notification callback supportMario Limonciello3-2/+46
2025-05-22drm/amdgpu: trigger flr_work if reading pf2vf data failedZhigang Luo5-10/+41
2025-05-22drm/amdgpu: Fix the runtime resume failure issueMa Jun1-0/+3
2025-05-22drm/amd: Stop evicting resources on APUs in suspendMario Limonciello3-2/+26
2025-05-18drm/amdgpu/hdp6: use memcfg register to post the write for HDP flushAlex Deucher1-1/+6
2025-05-18drm/amdgpu/hdp5: use memcfg register to post the write for HDP flushAlex Deucher1-1/+6
2025-05-18drm/amdgpu/hdp5.2: use memcfg register to post the write for HDP flushAlex Deucher1-1/+11
2025-05-18drm/amdgpu/hdp4: use memcfg register to post the write for HDP flushAlex Deucher1-1/+6
generated by cgit v1.2.3 (git 2.39.0) at 2026-01-20 17:06:12 +0300