summaryrefslogtreecommitdiff
path: root/drivers/cxl/core
AgeCommit message (Expand)AuthorFilesLines
2026-06-12Merge branch 'for-7.2/cxl-type2-attach-region' into cxl-for-nextDave Jiang4-33/+190
2026-06-12cxl/region: Introduce devm_cxl_probe_mem()Dan Williams1-0/+124
2026-06-12cxl/memdev: Introduce cxl_class_memdev_typeDan Williams1-3/+13
2026-06-12cxl/memdev: Pin parents for entire memdev lifetimeDan Williams1-1/+3
2026-06-12cxl/region: Resolve region deletion racesDan Williams3-27/+40
2026-06-12cxl/region: Block region delete during region creationDan Williams2-3/+11
2026-06-12Merge branch 'for-7.2/cxl-misc' into cxl-for-nextDave Jiang4-48/+81
2026-06-12cxl/region: Fill first free targets[] slot during auto-discoveryLi Ming1-1/+14
2026-06-12cxl/region: Fix out-of-bounds access in cxl_cancel_auto_attach()Li Ming1-21/+19
2026-06-12cxl: Align interleave decode/encode helpers with their callersAlison Schofield1-2/+2
2026-06-09cxl/region: Avoid variable shadowing in region attach pathsAlison Schofield1-8/+6
2026-06-09cxl: Fix CXL_HEADERLOG_SIZE to match RAS Capability sizeTerry Bowman2-15/+36
2026-06-05cxl/pci: Convert PCIBIOS errors to errno on DVSEC config accessesDave Jiang1-9/+9
2026-06-05cxl/pci: Fix the incorrect check of pci_read_config_word() returnDave Jiang1-4/+4
2026-06-04cxl/fwctl: Fix __fortify_panicDan Williams1-1/+1
2026-06-04cxl/region: Validate partition index before array accessKoba Ko1-0/+3
2026-04-18Merge tag 'cxl-for-7.1' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxlLinus Torvalds10-330/+556
2026-04-10Merge branch 'for-7.1/cxl-misc' into cxl-for-nextDave Jiang1-1/+1
2026-04-10cxl/hdm: Add support for 32 switch decodersLi Ming1-1/+1
2026-04-03Merge branch 'for-7.1/cxl-region-refactor' into cxl-for-nextDave Jiang5-284/+300
2026-04-03Merge branch 'for-7.1/dax-hmem' into cxl-for-nextDave Jiang1-1/+83
2026-04-03Merge branch 'for-7.1/cxl-type2-support' into cxl-for-nextDave Jiang6-39/+144
2026-04-03Merge branch 'for-7.1/cxl-consolidate-endpoint' into cxl-for-nextDave Jiang2-5/+8
2026-04-01cxl/region: Add a region sysfs interface for region lock statusLi Ming1-0/+17
2026-04-01cxl/region: Constify cxl_region_resource_contains()Dan Williams1-5/+6
2026-04-01cxl/region: Limit visibility of cxl_region_contains_resource()Dan Williams1-2/+1
2026-04-01cxl/region: Fix use-after-free from auto assembly failureDan Williams1-1/+53
2026-04-01cxl/core: Check existence of cxl_memdev_state in poison testAlison Schofield1-0/+3
2026-03-27cxl/core: use cleanup.h for devm_cxl_add_dax_regionGregory Price1-8/+5
2026-03-27cxl/core/region: move dax region device logic into region_dax.cGregory Price4-100/+111
2026-03-27cxl/core/region: move pmem region driver logic into region_pmem.cGregory Price4-185/+193
2026-03-27cxl/region: Add helper to check Soft Reserved containment by CXL regionsSmita Koralahalli1-0/+30
2026-03-18cxl/mbox: Use proper endpoint validity check upon sanitizeDavidlohr Bueso1-1/+1
2026-03-17cxl/pci: Hold memdev lock in cxl_event_trace_record()Li Ming2-5/+8
2026-03-17cxl/hdm: Avoid incorrect DVSEC fallback when HDM decoders are enabledSmita Koralahalli1-16/+9
2026-03-17cxl/region: Factor out interleave granularity setupAlejandro Lucero1-12/+24
2026-03-17cxl/region: Factor out interleave ways setupAlejandro Lucero1-15/+26
2026-03-17cxl: Make region type based on endpoint typeAlejandro Lucero1-4/+6
2026-03-17cxl/pci: Remove redundant cxl_pci_find_port() callGregory Price1-5/+0
2026-03-17cxl: Move pci generic code from cxl_pci to core/cxl_pciAlejandro Lucero3-1/+64
2026-03-17cxl: support Type2 when initializing cxl_dev_stateAlejandro Lucero2-7/+29
2026-03-04cxl/region: Fix leakage in __construct_region()Davidlohr Bueso1-1/+3
2026-03-03cxl/port: Fix use after free of parent_port in cxl_detach_ep()Alison Schofield1-2/+6
2026-02-24cxl/region: Test CXL_DECODER_F_NORMALIZED_ADDRESSING as a bitmaskAlison Schofield1-1/+1
2026-02-24cxl: Test CXL_DECODER_F_LOCK as a bitmaskAlison Schofield2-2/+2
2026-02-24cxl/mbox: validate payload size before accessing contents in cxl_payload_from...Davidlohr Bueso1-2/+9
2026-02-24cxl: Fix race of nvdimm_bus object when creating nvdimm objectsDave Jiang1-0/+29
2026-02-23cxl: Move devm_cxl_add_nvdimm_bridge() to cxl_pmem.koDave Jiang1-10/+3
2026-02-23cxl/port: Hold port host lock during dport adding.Li Ming1-8/+15
2026-02-23cxl/port: Introduce port_to_host() helperLi Ming2-26/+21