index
:
kernel/linux.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.11.y
linux-6.12.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rockchip-6.1.y
linux-rockchip-6.5.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
tegra
/
clk-tegra30.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-01-10
clk: tegra20/30: Explicitly set parent clock for Video Decoder
Dmitry Osipenko
1
-1
/
+1
2020-01-10
clk: tegra20/30: Don't pre-initialize displays parent clock
Dmitry Osipenko
1
-2
/
+0
2019-11-11
clk: tegra: Optimize PLLX restore on Tegra20/30
Dmitry Osipenko
1
-9
/
+16
2019-11-11
clk: tegra: Add Tegra20/30 EMC clock implementation
Dmitry Osipenko
1
-11
/
+27
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
Thomas Gleixner
1
-12
/
+1
2018-12-15
clk: tegra30: Use Tegra CPU powergate helper function
Jon Hunter
1
-3
/
+3
2018-12-15
clk: tegra: Fix maximum audio sync clock for Tegra124/210
Jon Hunter
1
-1
/
+8
2018-05-18
clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20
Dmitry Osipenko
1
-1
/
+1
2018-03-12
clk: tegra: Specify VDE clock rate
Dmitry Osipenko
1
-0
/
+1
2018-03-12
clk: tegra: Mark HCLK, SCLK and EMC as critical
Dmitry Osipenko
1
-10
/
+4
2017-11-01
clk: tegra: Fix cclk_lp divisor register
Michał Mirosław
1
-1
/
+1
2017-11-01
clk: tegra: Add AHB DMA clock entry
Dmitry Osipenko
1
-0
/
+1
2017-10-19
clk: tegra: Make tegra_clk_pll_params __ro_after_init
Bhumika Goyal
1
-8
/
+8
2017-10-19
clk: tegra: Use tegra_clk_register_periph_data()
Thierry Reding
1
-3
/
+1
2017-03-20
clk: tegra: Add CEC clock
Peter De Schrijver
1
-0
/
+1
2016-06-30
clk: tegra: Initialize UTMI PLL when enabling PLLU
Andrew Bresticker
1
-111
/
+2
2016-04-28
clk: tegra: Fix PLL_U post divider and initial rate on Tegra30
Lucas Stach
1
-5
/
+6
2016-04-28
clk: tegra: Initialize PLL_C to sane rate on Tegra30
Lucas Stach
1
-0
/
+1
2015-11-20
clk: tegra: pll: Update PLLM handling
Danny Huang
1
-1
/
+1
2015-11-20
clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate
Rhyland Klein
1
-110
/
+117
2015-11-20
clk: tegra: pll: Don't unconditionally set LOCK flags
Rhyland Klein
1
-9
/
+15
2015-11-20
clk: tegra: Constify pdiv-to-hw mappings
Thierry Reding
1
-1
/
+1
2015-11-18
clk: tegra: Format tables consistently
Thierry Reding
1
-189
/
+189
2015-11-18
clk: tegra: Miscellaneous coding style cleanups
Thierry Reding
1
-10
/
+5
2015-11-18
clk: tegra: Fix 26 MHz oscillator frequency
Thierry Reding
1
-1
/
+1
2015-10-20
clk: tegra: Modify tegra_audio_clk_init to accept more plls
Rhyland Klein
1
-1
/
+7
2015-07-20
clk: tegra: Properly include clk.h
Stephen Boyd
1
-1
/
+0
2015-05-13
clk: tegra: Fix hda2codec_2x clock name for Tegra30
Marcel Ziswiler
1
-1
/
+1
2015-04-10
clk: tegra: Model oscillator as clock
Thierry Reding
1
-1
/
+2
2015-04-10
clk: tegra: Use consistent indentation
Thierry Reding
1
-10
/
+10
2014-11-26
clk: tegra: Implement memory-controller clock
Thierry Reding
1
-1
/
+6
2014-07-17
ARM: tegra: Convert PMC to a driver
Thierry Reding
1
-1
/
+1
2014-07-17
ARM: tegra: Move includes to include/soc/tegra
Thierry Reding
1
-1
/
+4
2013-12-12
clk: tegra: remove bogus PCIE_XCLK
Stephen Warren
1
-7
/
+0
2013-12-12
clk: tegra: implement a reset driver
Stephen Warren
1
-1
/
+2
2013-11-26
clk: tegra: add FUSE clock device
Alexandre Courbot
1
-1
/
+1
2013-11-26
clk: tegra: Properly setup PWM clock on Tegra30
Thierry Reding
1
-1
/
+3
2013-11-26
clk: tegra: Initialize secondary gr3d clock on Tegra30
Thierry Reding
1
-0
/
+1
2013-11-26
clk: tegra: move tegra30 to common infra
Peter De Schrijver
1
-895
/
+403
2013-11-26
clk: tegra: move periph clocks to common file
Peter De Schrijver
1
-2
/
+2
2013-11-26
clk: tegra: move fields to tegra_clk_pll_params
Peter De Schrijver
1
-27
/
+35
2013-11-26
clk: tegra: common periph_clk_enb_refcnt and clks
Peter De Schrijver
1
-28
/
+11
2013-11-26
clk: tegra: simplify periph clock data
Peter De Schrijver
1
-201
/
+116
2013-11-26
clk: tegra: add TEGRA_DIVIDER_ROUND_UP for periph clks
Peter De Schrijver
1
-9
/
+10
2013-08-29
clk: tegra30: Don't wait for PLL_U lock bit
Tuomas Tynkkynen
1
-1
/
+1
2013-08-19
clk: add CLK_SET_RATE_NO_REPARENT flag
James Hogan
1
-11
/
+22
2013-08-09
clk: tegra30: Fix incorrect placement of __initdata
Sachin Kamat
1
-1
/
+1
2013-07-03
Merge tag 'clk-for-linus-3.11' of git://git.linaro.org/people/mturquette/linux
Linus Torvalds
1
-3
/
+22
2013-06-16
ARM: tegra30: clocks: Fix pciex clock registration
Jay Agarwal
1
-5
/
+6
2013-06-12
clk: tegra: override bits for Tegra30 PLLM
Peter De Schrijver
1
-0
/
+18
[next]