summaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
AgeCommit message (Expand)AuthorFilesLines
2024-06-04clk: sunxi-ng: add missing MODULE_DESCRIPTION() macrosJeff Johnson1-0/+1
2024-05-18Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-0/+1
2024-04-16clk: sunxi-ng: fix module autoloadingKrzysztof Kozlowski1-0/+1
2024-04-16clk: sunxi-ng: h6: Reparent CPUX during PLL CPUX rate changeJernej Skrabec1-2/+17
2022-09-29clk: sunxi-ng: h6: Fix default PLL GPU rateJernej Skrabec1-2/+6
2022-07-08clk: sunxi-ng: sun50i: h6: Modify GPU clock configuration to support DFSRoman Stratiienko1-3/+13
2021-11-22clk: sunxi-ng: Allow drivers to be built as modulesSamuel Holland1-2/+5
2021-09-13clk: sunxi-ng: ccu-sun50i-h6: Make use of the helper function devm_platform_i...Cai Huoqing1-3/+1
2021-09-13clk: sunxi-ng: Prevent unbinding CCUs via sysfsSamuel Holland1-0/+1
2021-09-13clk: sunxi-ng: Unregister clocks/resets when unbindingSamuel Holland1-1/+1
2021-01-20clk: sunxi-ng: h6: Fix clock divider range on some clocksAndre Przywara1-4/+4
2021-01-06clk: sunxi-ng: h6: Fix CEC clockAndre Przywara1-1/+1
2019-10-02clk: sunxi-ng: h6: Allow GPU to change parent rateJernej Skrabec1-1/+1
2019-09-30clk: sunxi-ng: h6: Use sigma-delta modulation for audio PLLJernej Skrabec1-6/+15
2019-08-21clk: sunxi-ng: h6: Allow I2S to change parent rateJernej Skrabec1-4/+4
2019-06-22clk: sunxi-ng: h6: Use local parent references for CLK_FIXED_FACTORChen-Yu Tsai1-25/+44
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd1-0/+1
2019-04-04clk: sunxi-ng: h6: Allow video & vpu clocks to change parent rateJernej Skrabec1-3/+3
2019-04-03clk: sunxi-ng: h6: Preset hdmi-cec clock parentJernej Skrabec1-0/+11
2019-03-18clk: sunxi-ng: Allow DE clock to set parent rateJernej Skrabec1-1/+1
2018-11-05clk: sunxi-ng: h6: Set video PLLs limitsJernej Skrabec1-0/+4
2018-11-05clk: sunxi-ng: sun50i: h6: Fix MMC clock mux widthJagan Teki1-3/+3
2018-09-05clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocksIcenowy Zheng1-20/+23
2018-08-27clk: sunxi-ng: h6: fix PWM gate/reset offsetRongyi Chen1-1/+1
2018-08-27clk: sunxi-ng: h6: fix bus clocks' divider positionIcenowy Zheng1-4/+4
2018-03-21clk: sunxi-ng: add missing hdmi-slow clock for H6 CCUIcenowy Zheng1-0/+4
2018-03-18clk: sunxi-ng: add support for the Allwinner H6 CCUIcenowy Zheng1-0/+1207