summaryrefslogtreecommitdiff
path: root/drivers/clk/rockchip/clk-rk3036.c
AgeCommit message (Expand)AuthorFilesLines
2017-05-14clk: rockchip: add "," to mux_pll_src_apll_dpll_gpll_usb480m_p on rk3036Heiko Stuebner1-1/+1
2016-03-27clk: rockchip: release io resource when failing to init clkShawn Lin1-0/+1
2016-03-27clk: rockchip: Add support for multiple clock providersXing Zheng1-5/+12
2016-03-27clk: rockchip: allow varying mux parameters for cpuclk pll-sourcesXing Zheng1-0/+3
2016-03-23Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-26/+7
2016-03-17clk: rockchip: associate SCLK_MAC_PLL and disable reparenting on rk3036Heiko Stuebner1-1/+1
2016-03-17clk: rockchip: associate the rk3036 HCLK_EMAC clock-idXing Zheng1-1/+1
2016-02-15Merge tag 'v4.6-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/g...Michael Turquette1-26/+7
2016-02-04clk: rockchip: convert manually created factor clocks to the new typeHeiko Stuebner1-25/+6
2016-02-04clk: rockchip: fix parent of hclk_vcodec on rk3036Heiko Stuebner1-1/+1
2016-01-25clk: rockchip: rk3036: enable the CLK_IGNORE_UNUSED flag for hclk_vio_busYakir Yang1-1/+1
2016-01-16clk: rockchip: rk3036: rename emac ext source clockXing Zheng1-1/+1
2016-01-16clk: rockchip: rk3036: fix the div offset for emac clockXing Zheng1-2/+2
2016-01-16clk: rockchip: rk3036: fix uarts clock errorXing Zheng1-4/+4
2016-01-16clk: rockchip: rk3036: fix the FLAGs for clock muxXing Zheng1-6/+6
2016-01-03Merge branch 'clk-rockchip' into clk-nextMichael Turquette1-10/+25
2016-01-03clk: rockchip: fix section mismatches with new child-clocksHeiko Stübner1-10/+25
2015-12-24Merge branch 'clk-rockchip' into clk-nextMichael Turquette1-17/+17
2015-12-23clk: rockchip: rk3036: include downstream muxes into fractional dividersXing Zheng1-17/+17
2015-12-21clk: rockchip: only enter pll slow-mode directly before reboots on rk3288Heiko Stuebner1-1/+1
2015-12-17clk: rockchip: rk3036: enable the CLK_IGNORE_UNUSED flag for aclk_vioYakir Yang1-1/+1
2015-11-23clk: rockchip: add clock controller for rk3036Xing Zheng1-0/+478